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THE UNIVERSITY OF ALABAMA
COLLEGE OF ENGINEERING
The College of Engineering at The University of Alabama has an undergraduate enroll-
ment of 1,800 students and a graduate enrollment exceeding 250. There are approximately
100 faculty members, a significant number of whom conduct research in addition to
teaching.
Research is an integral part of the educational program, and research interests of the
faculty parallel academic specialities. A wide variety of projects are included in the overall
research effort of the College, and these projects form a solid base for the graduate
program which offers fourteen different master's and five different doctor of philosophy
degrees.
Other organizations on the University campus that contribute to particular research
needs of the College of Engineering are the Charles L. Seebeck Computer Center, Geologi-
cal Survey of Alabama, Marine Environmental Sciences Consortium, Mineral Resources
Institute--State Mine Experiment Station, Mineral Resources Research Institute, School
of Mines and Energy Development, Tuscaloosa Metallurgy Research Center of the
U.S. Bureau of Mines, and the Research Grants Committee.
This University community provides opportunities for interdisciplinary work in pursuit
of the basic goals of teaching, research, and public service.
BUREAU OF ENGINEERING RESEARCH
The Bureau of Engineering Research (BER) is an integral part of the College of Engineer-
ing of The University of Alabama. The primary functions of the BER include: 1) identifying
sources of funds and other outside support bases to encourage and promote the research
and educational activities within the College of Engineering; 2) organizing and promoting
the research interests and accomplishments of the engineering faculty and students;
3) assisting in the preparation coordination, and execution of proposals, including research,
equipment, and instructional proposals; 4) providing engineering faculty, students, and staff
with services such as graphics and audiovisual support and typing and editing of proposals
and scholarly works; 5) promoting faculty and staff development through travel and seed
project support, incentive stipends, and publicity related to engineering faculty, students,
and programs; 6) developing innovative methods by which the College of Engineering can
increase its effectiveness in providing high quality educational opportunities for those with
whom it has contact; and 7) providing a source of timely and accurate data that reflect
the variety and depth of contributions made by the faculty, students and staff of the College
of Engineering to the overall success of the University in meeting its mission.
Through these activities, the BER serves as a unit dedicated to assisting the College
of Engineering faculty by providing significant and quality service activities.
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I. EXECUTIVE SUMMARY
This progress report documents research and development efforts performed from
August 16, 1993 through August 15, 1994 on NASA Grant NAG8-240, "Design and
Application of Electromechanical Actuators for Deep Space Missions." Since the
submission of our last progress report in February 1994, our efforts have been almost
entirely focused on final construction of the test stand and experiment design. Hence,
this report is dedicated solely to these topics. However, updates on our research
personnel and our health monitoring and fault management efforts are provided in this
summary.
Following this executive summary, are two report sections. The first is devoted to
the motor drive being constructed for the test stand. The thrust of the next section is the
mechanical and hydraulic design and construction based on the planned experimental
requirements. Following both major sections are three appendices.
1.1. Research Personnel
Since the beginning of this project, two faculty members, seven graduate students,
and four undergraduate students have been involved. These individuals are listed below:
1)
2)
3)
4)
5)
6)
7)
8)
9)
lo)
Tim A. Haskew*, Project Director, Co-Principal Investigator
John Wander*, Co-Principal Investigator
Kris Cozart*, M.S. Student, Mechanical Engineering
Sumit Bhattacharyya, M.S. Student, Electrical Engineering
Ramomohan Challa +, M.S. Student, Computer Science
Stuart Payne, M.S. Student, Mechanical Engineering
Thomas Salem *+ , Ph.D. Student, Electrical Engineering
Yoon Gyeoung Sung, Ph.D. Student, Mechanical Engineering
Stanley McCarter, B.S. Student, Electrical Engineering
Sean McGraw, B.S. Student, Electrical Engineering
motorand drive usedon thetest stand. A datasheetfor theADSP-21020is provided in
AppendixA.
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Figure II. 1. Block Diagram of Electrical System.
The resolver electronics selected are manufactured by Data Device Corporation. An
OSC-15801 reference oscillator and power amplifier and an RDC-19220 resolver to
digital converter were purchased. The output from the RDC is a 12 bit word that is the
natural binary angular position of the shaft. Additionally, an analog velocity output and
a binary direction bit are available. The 12 bit word output serves as input to the
commutation circuitry.
II.1. Commutation Circuitry
In order to provide the necessary electronic commutation, a digital logic circuit was
designed to provide the IGBT gate control signals. In order to be able to accurately
model drive behavior in applications where hall effect sensors are used for commutation
sensing, three comparator circuits were constructed to convert the 12 bit binary angle
II.2
representation to the equivalent hall effect signals. The outputs from the three
comparators are the Hall A, Hall B, and Hall C outputs.
When hall effect sensors are utilized, there binary outputs are a function of the
angular position of the machine rotor. This is illustrated in Figure II.2.
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Figure II.2. Hall Effect Signals.
The purpose of the Hall effect generators is to convert the natural binary angle to a one
digital bit representative of Figure II.2. This was accomplished using dual twelve bit
comparators for each hall signal.
If we define the turn-on angle as 0 and the turn-off angle as q_for any one of the three
Hall signals, then two binary variables, X and Y, can be defined as in (II.1) and (II.2).
= _0 if angle < 0
X L1if angle>0
_0 if angle > qb
Y = L1 if angle < qb
(II.1)
(11.2)
These two binary variables are generated by 2 sets of 3 cascaded 4-bit magnitude
comparators. The angles against which the actual rotor angle is compared is dip-switch
programmable. The Hall signals can be produced from X and Y through combinational
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logic. The logic is identical for Hall A and C, and can be seen from Schematic 2.
Schematic 2 is drawn for Hall A, and the only difference for Hall C is the dip-switch
setting. However, for Hall B, the logic differs slightly due to the fact that the on-time for
Hall B spans the zero degree crossing. The Hall B circuit is provided in Schematic 3.
With equivalent hall effect signals, the generation of digital representations of the six
gate signals for the IGBTs is accomplished using a decoder and combinatorial logic as
designed by Nelms [II. 1]. The decoding for Nelms work was accomplished using CMOS
technology, but we have employed a TTL equivalent. One additional difference can be
noted from the work in [II.1]. Nelms redefines the positive sense of angular
measurement of the rotor position depending on the direction of rotation. We have
chosen to maintain a constant positive sense of angular position regardless of rotational
direction. Thus, in order to alter the IGBT firing sequence for the reverse direction, a
forward/reverse (F/R) bit is required on the extra input to the decoder. This circuit is
provided in Schematic 4.
Also shown in Schematic 4 is the logic for including the PWM switching. The three
lower-leg IGBTs switching signals are and a PWM signal are combined through an and
operation. While the commutation logic requires that a lower leg IGBT be conducting, it
will only be allowed to conduct if the PWM signal is high. The output of the and gates
performing this function are then buffered with open-collector inverting buffers. These
six buffered gate signals, one for each IGBT, supply input to the IGBT gate drives. The
selected gate drive topology is identical to that employed in [II.1]. The gate drive circuit
is shown in Schematic 5. For isolated switching of the IGBT gates, four independent and
isolated power supplies are required. These power supplies are Power/Mate Corporation
SU-UNI-30EV regulated units.
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II.2. PI Speed Controller
The PC that will be used for data acquisition and control will be responsible for all
upper-level control functions associated with the electrical subsystem of the test stand.
While monitoring the LVDT for roller screw nut position, it will provide an analog speed
command to the motor drive. This command will be buffered, and the actual speed
signal from the RDC-19220 will be subtracted. This error will be operated on by two
LF351 op-amps to provide proportional and integral signals, which will be added. This
output will be proportional to the reference motor current. This section of the controller
will be virtually identical to that prototyped in [II. 1].
With a given reference current and a signal proportional to the dc input current, a
current error signal can be generated with an LF351 operational amplifier in a unity gain
differencing configuration. This current error will be provided as input to the PWM
logic. Note here that the current being regulated is the dc input current, not each phase
current. Since only two IGBTs will be conducting at any time, this is an acceptable
alternative to regulating all three phase currents. The result is a net reduction in control
electronics.
11.3. PWM Logic
A triangular modulating wave will be generated using an LF351 operational amplifier
circuit. The current error signal and the modulating wave will be compared using an
LM311 analog voltage comparator. This comparison will provide the PWM gating
signal that is required by the gating logic, and the LM311 will directly drive the TTL and
gates.
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II.4. Present Status
At this point, all of the motor drive has been designed, and much has already been
constructed. Figure II.3 displays our initial block diagram of the system with shading
used to indicated the present status of each component. The entire system is expected to
be operational in early September 1994.
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Figure II.3. Present Status of Electrical System.
11.5. Further Efforts
When the electrical system is proven, we will begin development of the real-time
health monitoring system using the Analog Devices DSP card described in the Executive
II.6
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Summary. Additionally, we will explore a reduction of the discrete component digital
circuitry that has been employed to a single programmable logic array.
With regard to control techniques, we hope to begin interfacing the health monitoring
system to the controller within the feedback loop while injected noise into the actual
feedback signals. Failed sensor experiments will be performed as well. These efforts
will also initiate our work on using the health monitoring equipment for sensor reduction.
Other researchers have developed techniques for sensorless control and commutation
[II.2, II.3], and there methods will serve as the point of departure for our development.
I1.6. References
[II.1]
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III. DETAILED EXPERIMENT PLANNING
L¸
There are three basic experiment types that are planned for the very near future.
One or these, the transverse loading experiment, is a relatively simple experiment with
minimal requirements on the motions executed by the roller screw and with an expected
negative result-- it is expected that the bearings will not fail under transverse loading.
The motivation for this experiment has been somewhat diminished for two reasons.
First, the prototype design being considered by NASA shields the roller screw from the
bulk of any loading due to transverse acceleration of the actuator. Secondly, continued
discussions with Pierre Lamore of SKF have clarified the general warning about
transverse loads on the roller screw. In an earlier conversation with Pierre he said that
the transverse loads should never exceed 10% of the actual axial load. After meeting
with Pierre at the Prospector VI Conference on EMAs this spring, it became clear that
the specification is that the transverse load should not exceed 10% of the rated axial
load. It also became clear that this is a very loose rule of thumb suggested by SKF that
is motivated by the concentrated loading that occurs on individual rollers when under
transverse loading. A more appropriate specification would have to include
information about the actual axial load and the number of rollers and the roller/nut
geometry. Since SKF has not provided more specific design equation, it is suggested
that a test be performed under the maximum axial and transverse loads anticipated with
the expectation that the bearings will not fail catastrophically or be brinelled. If the
same roller screw is to be used on repeated missions, the fatigue life of the bearings
should be considered but this too should prove to be of little concern given the brief
duty cycle of SSME TVC actuators.
The other two tests require more accurate force and/or displacement trajectories be
executed during the test and so require an understanding of the governing dynamics of
the systemunder test. The tests to be performedare simulationsof the startup and
shutdown transient loadings and of the actual mission duty cycle. The dynamics
equationsthat model thesetestsaredevelopedbelow.
III.1. General Modeling Equations for the Test Stand
There are three different rigid-body speeds involved in the TVC actuator and in the
test stand envisioned to test the TVC actuator. There is the linear speed of the output
side of the actuator, the rotational speed of the screw shaft, and the rotational speed of
the motors that drive the screw. If there is a direct drive connection between the
motors and the screw shaft, the number of speeds of interest reduces to two. Because
all of these speeds are kinematically constrained with respect to each other, it is
possible to refer the entire mass of the system to any of the motions associated with
these speeds. At some times, for example for motor specification, it is most convenient
to refer the entire mass of the system and any loss terms and loads to the rotational
motion associated with motor revolutions. At other times, for example when
determining the flow requirements placed on the hydraulic loading device that produces
specified force/time inputs to the actuator nut, it is most convenient to refer all system
elements to the linear motion. For both cases, direct application of energy or power
conservation laws produces the servo like system descriptions represented by (III. 1).
The loading terms T m and F 1 are the motor torque and linear actuator force as depicted
in Figure III. 1.
III.2
Tm
_______Y////////////A
Figure III. 1. Actuator Schematic.
(J,,, + g2j, +(gg,)2 M,)COm+ Be0,,,- 2 =gP_ F_
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_qgT,,,
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+-_"_ + M,)F, + V, +--2 --2 =
(gPh) Ph (gpe) -_ 2=gPe
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(III. 1)
where:
Jm
g
Js
Ph
M1
B
com
V1
Tm
F1
is motor inertia,
xs gear reduction between motor and screw,
is screw inertia,
xs screw lead (linear/revolution),
is the mass of the actuator that moved linearly,
is a visous loss term associated with the motor angular motion,
is the angular velocity of the motor,
_s the linear velocity of the load-end of the actuator,
is the torque generated by the motor(s), and
is the force applied to the end of the actuator.
These equations are complicated by the essentially nonlinear efficiency model of the
energy losses associated with the transmission elements. The efficiency terms rlr and rig
in the equations below represent the efficiencies of the gear and roller screw
transmissions assuming that energy flows into the actuator system at the motor and out of
III.3
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of the system at the linear attachment point. In these equations, the 11 terms will move
between the numerator and the denominator as the direction of energy flow changes at
the motor or the linear load. It is possible for any of the four possible combinations of
energy flow, and hence _1 term location, to occur. If a standard DC motor model is
assumed while neglecting the motor inductance the motor torque T m can be replaced
using the equation
T,,, = K, (V,,, - Kbm., ) / R. (III.2)
Implementing this substitution, simple models of the test stand result that can be used for
design purposes:
2rtgPhF j rlgK, E_,,
2 )2(J,,, +g J. +(gPh M,)(o., +(B+K,K e/R.)m., - +
rl_ R.
B Ft rlgK, Ei.
( J,,, gs + MI)V- I +__VI =__+
-----T + --aT 2 2 rcgPhR.( gPh ) g' ( gP_, ) rb
(III.3)
111.2. Hydraulic Actuation Design
The two experiments that require accurate force/displacement trajectories will place
significant demands on the hydraulic actuation system to be used. The first of these is
an experiment meant to simulate the shock loading caused by the nozzle startup and
shutdown transients. The TTB tests have led the authors to consider a force/time
trajectory as shown in Figure III.2. This force/time trajectory is representative of
several of the larger force pulses seen in the TTB 19 tests reported in Eric Earhart's
memo to John Harbison dated on October of 1990. The peak magnitude of this force
III.4
also matchesthe peakforce that appearsto havebeengeneratedin the latestTTB tests
that occurred in July, 1994 though calibrateddata is not yet available. This force
profile is assumed for the design of the hydraulic system but other profiles will be
possible.
.--- 80:
40 - '/_x
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Figure III.2. Shock Loading Profile.
This shock loading profile must be executed by the hydraulics while motion is induced
on the roller screw. Though the least restrictive design would be to assume a TTB test
stiff arm is resisting this force to determine the displacements that must be
accommodated, such a design might preclude experimentation with force
accommodating control algorithms that generate larger motions. Since the
displacements that might be so generated are unknown, a compromise design approach
is to use a passive actuator response to determine the displacements expected. In
determining the passive actuator response we use parameters that tend to minimize
system inertia as viewed from the linear load. A direct drive system with a large lead
is just such a system. To design for such an experiment, the motor torque is made zero
and the above equation referred to the linear motion variable (III.lb) is numerically
integrated to predict response. Though an analytical expression for the input is easily
obtained, the nonlinear treatment of the system efficiency precludes a simple analytic
solution for the response. Hence numerical integration is used to predict system
response. The parameters assumed for this response are Ph = .02 m/rev, Js = 3.7
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(10)-4 kg-m2, g = 1, and the electricalmotor parameterscanbe ignored becausethe
motor will beopencircuitedfor a passiveresponseanalysis. The linearmassis 89 kg
and_lnis 0.9. Consideringthat theefficiency lossesalwaysact to removeenergyfrom
the system,this experimentis modeledin the linear motion parameterby multiplying
or dividing the input force by the efficiency. The equation used for this simple
simulationresultsdirectly by settingTm to zero in (III. lb). The direct and indirect
efficienciesof roller screwscanboth fall in the 80% rangealthough90% is assumed
hereto generatelarger estimatesof actuatormotion. In thecasewhereenergy is being
storedin the systeminertia, the appliedforce is diminished. In the other casewhere
this energy is being removedby work againstthe appliedforce, the applied force is
amplified. The numericalvaluesresulting from the above-listedparametersare given
in (III.4) below. Performinga numericalintegrationof this equationusing the above
depictedinput forceyields theresponseshownin FiguresIII.3 andIII.4 below.
(0.00037 F_+ 89) _ = -- (III.4)
0.0004 0.9
The simulation results obtained is used to make choices about the performance
requirements for the hydraulics. Specifically, stroke and flow rate requirements are
obtained indicating that a minimum stroke is required (less than a couple of
centimeters) and a flow rate of 0.03 *A meters cubed per second for the oil flow rates
should satisfy the requirements of this experiment. As an additional, worst-case bound
on the motion requirements for this experiment, if the system is considered 100 %
efficient, the maximum displacement is still under one millimeter in each direction and
the maximum velocity is under 24 mm/s. Since it is required to produce the peak force
in spite of the velocity which may have developed, ignoring phasing between these
quantities, the area A of the cylinder multiplied by the system pressure minus the
pressure loss across the servo valve should produce the desired load:
III.6
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A(3000 - AP(1 in/s)) = 100,000 (III.5)
Since servo valve being considered for this system will cause a pressure drop of at most
600 psi at these flow rates so the area A is determined to be 38.5 square inches with a
resulting bore of 7 inches. The design analysis of this experiment does not lead directly
to either pump sizing requirements or accumulator sizing requirements since the motions
and oil use are so small. The accumulator will be charged and the pump shut down
before this experiment is run.
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Figure III.3. Displacement Due to Shock Loading with Minimum Actuator Inertia.
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The design for the test intended to simulate a SSME TVC launch is more
constrainedbecauseboth the displacementandforcetrajectoriesarespecified. Though
the exactmissionrequirementschangewith eachlaunch, it is generallythought that an
actuator that can drive against a 30,000 lb. load at 6 inches per second while
maintaining sufficient accuracycan perform the required mission. Though several
typical missionscenarioscan be found in the literature, it seemsthat a full strokeup
and back of 12 inchesat 6 inchesper secondis the most demandingrequirement. A
more typical requirementis motion at 1 inch per second. A rigorous test sequence
madeup of pairs of suchmotionsis plannedthat will last over the roughly 300 second
first stageof the launch followed by a sequenceof 1 inch per secondcycles over the
following 300 seconds. Oneof thepairs of motionsis depictedin Figure III.5 below.
The load is initially plannedto beunidirectionalfor this applicationwith a 30,000 load
resistingextensionof the actuator. Becauseall testsinvolving hydraulic actuationare
relativelybrief (10minutesmaximum),a constantpumpingpower solutionwill beused
involving an inexpensivegearpump rather thana variableflow pressurecompensated
pump. Excess oil not neededto supply the accumulatoror servo valve will be
recirculatedthougha relief valve. Thethermalenergygeneratedat the relief valve will
initially be storedin theoil reservoir. If this provesan insufficientheatsink, the relief
valve will becooled.
The accumulatorandpump are sizedto be ableto perform pairs of fast and slow
extendand retract cycles. During fast motions, the accumulatorsuppliesthe oil flow
that is beyondthe capabilityof thepump. During slow motions,the pumpsuppliesthe
oil to thecylinder while alsorechargingtheaccumulator. This designreducesthe cost
of the overall system and eliminatesthe dynamicsof a pressurecompensatedpump
from consideration. A schematicof the hydraulic loading systemis shownin Figure
III.6 below. Not shownin the schematicis the connectionof the servovalve to the
control computer, servo amplifier and load cell. Rather that use a pressure
III.8
measurementin the cylinder, we will use the forcemeasurementprovided by the axial
loadcell to control the hydraulicsystem.
6
09 4
12
= 0
09
09 -2
e3
-4
-6 L
Time (s)
Figure III.5. Full Stroke Cycle Pair for Mission Simulation.
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Figure III.6. Schematic of hydraulic loading system.
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A physical representationof the loading system is shown in FigureIII.7. The
componentsspecifiedto build this systemarelistedin TableIII. 1. Customcylindersare
being built that simplify mounting to the test standand reducethe cost of the system.
Thesecylindersare also designedto supporta significant transverseload as may be
requiredby themisalignmentcoupling.
Table III. 1. Hydraulic EquipmentSpecification.
L
Item
2
3
4
5
6
7
10
11
12
13
14
15
16
17
18
19
20
21
22
23
i
24
Description
Bosch 0-510-825-006 17 GPM gear pump
Bosch PVQ-06-20B foot bracket w/B90 bolt kit for pump mounting
Bosch 0-531-115-610 5 gallon accumulator
2 Accumulator Ball Valves
Bosch Accumulator Clamp 1-531-316-005
Bosch Accumulator Bracket 1-531-334-000
Bosch 0-811-404-206 NG 16 (D07) 34 gpm servo solenoid valve
Bosch 9-000-010-201 Valve Subplate
Bosch B-231 Subplate bolt kit
Bosch B-830-303-343 P/Q card servo valve control amp
Parker C 1600S check valve
Bosch FEI-PBEH-T06S relief valve set at 3200 psi
Wika 213.40-0-5000 LM pressure gage 0-5000 psi pressure range
Parker needle valve
FLO-EZY P30-1 1/2 - 100RV3 suction strainer (100 mesh)
Lenz T550-5 sight level gage
Lenz FCS-537reservoir filler cap
50 gallon hydraulic reservoir
2 reservoir end covers
Labor and Materials on Reservoir Unit Fabrication*
DTE fabricated cylinder with 13" stroke, 4" bore, 2.5" rod, see drawing
DTE fabricated cylinder with 4" stroke, 7" bore, 3" rod, see drawing
6 micron return line filter
shaft coupling between motor and pump
III. 10
Coupling Section
Motor
Rotary Encoder
Motor
Reservoir, Check and Relief
Valves, Pressure Gage and Filter High Pressure
Low Pressure
Figure 111.7. Physical Layout of Hydraulic Loading System.
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111.3. Current Status of Mechanical Preparations
! •
[
The completion of the test stand is behind schedule. We now plan to be conducting
experiments in September. The status of major tasks as defined in the previous interim report
is given below. Some tasks have changed as the system design was modified.
Table III.2. Test Stand Development Status.
i'
Task/Item Status
frame: end beams complete
frame: side beams complete
main frame mounting complete
end-of-screw machining complete
main gear spacer complete
bearing nut and backing plate complete
linear bearing system complete
main bearing housing complete
nut cage complete
flanged axial loading pipe complete
nut carrier for linear bearings complete, not mounted
misalignment coupling flanges to be welded
transverse loading system complete, not mounted
transverse slide rework due 9/7
main electric drive motor arrived
transverse loading load cell arrived & mounted
torque & axial load cell arrived from A&L
hydraulic loading system in progress, due 9/7
motor drive and controls in progress, due 9/7
gear reduction for motor to be purchased
control and data acquisition arrived, in development
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APPENDIX A
Digital Signal Processor Evaluation Board Data
ANALOG
DEVICES
32/40-BitIEEEFI0ating-P0int
lISPMicroprocessor
ADSP-21020I
FEATURES
Superscalar IEEE Floating-Point Processor
Off-Chip Harvard Architecture Maximizes Signal
Processing Performance
30 ns, 33.3 MIPS Instruction Rate, Single-Cycle
Execution
100 MFLOPS Peak, 66 MFLOPS Sustained Performance
1024-Point Complex FFT Benchmark: 0.58 ms
Divide (y/x): 180 ns
Inverse Square Root (1/\ x): 270 ns
32-Bit Single-Precision and 40-Bit Extended-Precision
IEEE Floating-Point Data Formats
32-Bit Fixed-Point Formats, Integer and Fractional,
with 80-Bit Accumulators
IEEE Exception Handling with Interrupt on Exception
Three Independent Computation Units: Multiplier,
ALU, and Barrel Shifter
Dual Data Address Generators with Indirect, Immedi-
ate, Modulo, and Bit Reverse Addressing Modes
Two Off-Chip Memory Transfers in Parallel with
Instruction Fetch and Single-Cycle Multiply & ALU
Operations
Multiply with Add & Subtract for FFT Butterfly
Computation
Efficient Program Sequencing with Zero-Overhead
Looping: Single-Cycle Loop Setup
Single-Cycle Register File Context Switch
15 (or 25) ns External RAM Access Time for Zero-Wait-
State, 30 (or 40) ns Instruction Execution
IEEE JTAG Standard 1149.1 Test Access Port and
On-Chip Emulation Circuitry
223-Pin PGA Package (Ceramic)
GENERAL DESCRIPTION
The ADSP-21020 is the first member of Analog Devices' family
of single-chip IEEE floating-point processors optimized for digi-
tal signal processing applications. Its architecture is similar to
that of Analog Devices' ADSP-2100 family of fixed-point DSP
proce,%ors.
Fabricated m a high-speed, low-power CMOS process, the
ADSP-21020 has a 30 ns instruction cycle time. With a high-
performance on-chip instruction cache, the ADSP-21020 can
execute cverv instruction in a single cycle.
The ADSP-21020 features:
• Independent Parallel Computation Units
The arithmetic/logic unit _ALU), multiplier and shifter per-
form qngle-cyclc instructions. The units are architecturally
arraneed in parallel, maximizing computational throughput. A
singtc multifunction instruction executes parallel ALU and
muhipiicr operation>. rhc_c computation units support IEEE
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EXTERNAL
ADDRESS
BUSESDATA MEMORY ADDRESS
ARITHMETIC UNITS
32-bit single-precision fioating-point, extended precision
40-bit floating-point, and 32-bit fixed-point data tbrmats.
Data Register File
A general-purpose data register file is used tbr transferring
data between the computation units and the data buses, and
for storing intermediate results. This 10-port ll6-register) reg-
ister file, combined with the ADSP-21020's Harvard architec-
ture, allows unconstrained data flow between computation
units and off-chip memory.
Single-Cycle Fetch of Instruction and Two Operands
The ADSP-21020 uses a modified Harvard architecture in
which data memory stores data and program memory stores
both instructions and data. Because of its separate program
and data memory buses and on-chip instruction cache, the
processor can simultaneously fetch an operand from data
memory, an operand from program memory, and an instruc-
tion from the cache, all in a single cycle.
Memory Interface
Addressing of external memory devices by the ADSP-21020 is
facilitated by on-chip decoding of high-order address lines to
generate memory bank select signals. Separate control lines are
also generated for simplified addressing of page-mode DRAM.
The ADSP-21020 provides programmable memory wait
states, and external memory acknowledge controls allow inter-
facing to peripheral devices with variable access times.
Instruction Cache
The ADSP-21020 includes a high pertbrmance instruction
cache that enables three-bus operation tbr fetching an instruc-
tion and two data values. The cache is selective--only the
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 Fax: 617/326-8703
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instructions whose fetches conflict with program memory data
accesses are cached. This allows full-speed execution of core,
looped operations such as digital filter multiply-accumulates
and FFT butterfly processing.
• Hardware Circular Buffers
The ADSP-21020 provides hardware to implement circular
buffers in memory, which are common in digital filters and
Fourier transform implementations. It handles address pointer
wraparound, reducing overhead !thereby increasing perfor-
mance) and simptit_'ing implementation. Circular buffers can
start and end at any location.
• Flexible Instruction Set
The ADSP-21020's 48-bit instruction word accommodates a
variety of parallel operations, tbr concise programming. For
example, the ADSP-21020 can conditionally execute a multi-
ply, an add, a subtract and a branch in a single instruction.
DEVELOPMENT SYSTEM
The ADSP-21020 is supported with a complete set of software
and hardware development tools. The ADSP-21000 Family
Development System includes development software, an evalua-
tion board and an in-circuit emulator.
• Assembler
Creates relocatable, COFF ,Common Object File Format)
object files from ADSP-21xxx assembly source code. It
accepts standard C preprocessor directives for conditional
assembly and macro processing. The algebraic syntax of the
ADSP-21xxx assembly language facilitates coding and debug-
ging of DSP algorithms.
• Linker/Librarian
The Linker processes separately assembled object files and
library files to create a single executable program. It assigns
memory locations to code and to data in accordance with a
user-defined architecture file that describes the memory and
I/O configuration of the target system. The Librarian allows
you to group frequently used object files into a single library
file that can be linked with your main program.
• Simulator
The Simulator performs interactive, instruction-level simula-
tion of ADSP-21xxx code within the hardware configuration
described by a svstem architecture tile. It flags illegal opera-
tions and supports full svmbolic disassembly. It provides an
easy-to-use, window oriented, graphical user interface that is
identical to the one used by the ADSP-21020 EZ-ICE Emula-
tor. Commands are accessed from pull-down menus with a
mouse.
• PROM Splitter
Formats an executable file into files that can be used with an
industry-standard PROM programmer.
• C Compiler and Runtime Library
The C Compiler complies with ANSI specifications and has
been validated to the widely used Plum-Hall Validation
Suite as well as the Perennial Validation Suite . It takes
advantage of the ADSP-21020's high-Level language architec-
tural features and incorporates optimizing algorithms to speed
up the execution of code. It includes an extensive runtime
library with over 100 standard and DSP-spccific functions.
• C Source Level Debugger
A full-featured C source level debugger that works w{th the
simulator or EZ-ICE emulator tu allow debugging t,t assem-
bler source, C source, or mixed a_scmbLcr and ('.
• DSP/C" Compiler Available First Hall i993:
Supports ANSI Standard _X3J 11. I _'Numerical C as defined
by the Numeric C Extensions Group. The DSP/C'" Compiler
accepts C source input containing Numerical C extensions for
arrav selection, vector math operations, complex data types,
circular pointers, and variably dimensioned arrays, and out-
puts ADSP-21xxx assembly language source code.
• ADSP-21020 EZ-LAB Evaluation Board
The EZ-LAB Evaluation Board is a general-purpose, stand-
alone ADSP-21020 system that includes 32K words of program
memory and 32K words of data memory as well as analog IIO.
A PC RS-232 download path enables the user to download and
run programs directly on the EZ-LAB. In addition, it may be
used in conjunction with the EZ-ICE Emulator to provide a
powerful software debug environment.
• ADSP-21020 EZ-ICE Emulator
This in-circuit emulator provides the system designer with a
PC-based development environment that allows nonintrusive
access to the ADSP-21020's internal registers through the pro-
cessor's 5-pin JTAG Test Access Port. This use of on-chip
emulation circuitry enables reliable, full-speed performance in
any target. The emulator uses the same graphical user inter-
lace as the ADSP-21020 Simulator, allowing an easy transition
from software to hardware debug. (See "Target System
Requirements for Use of EZ-ICE Emulator" on page 27.)
ADDITIONAL INFORMATION
This data sheet provides a general overview of ADSP-21020
functionality. For additional information on the architecture and
instruction set of the processor, refer to the ADSP-21020 User's
Manual. For development system and programming reference
information, refer to the .-1DSP-21000 Fatal6, Dez'elopment Soft-
z.'are Manuals and the .-IDSP-21020 Programmer's Quick Refer-
ence. Applications code listings and benchmarks for key DSP
algorithms are available on the DSP Applications BBS; call (617)
461-4258, 8 data bits, no parity, 1 stop bit, 300/1200/2400/9600
baud.
ARCHITECTURE OVERVIEW
Figure 1 shows a block diagram of the ADSP-21020. The pro-
cessor features:
• Three Computation Units (ALU, Multiplier, and
Shifter) with a Shared Data Register File
• Two Data Address Generators (DAG 1. DAG 21
• Program Sequencer with Instruction Cache
• 32-Bit Timer
• Memory Buses and Interface
• JTAG Test Access Port and On-Chip EmuLation Support
Computation Units
The ADSP-21020 contains three independent computation units:
an ALU, a multiplier with fixed-point accumulator, and a shifter.
In order to meet a wide variety of processing needs, the compu-
tation units process data in three formats: 32-bit fixed-point,
32-bit floating-point and 40-bit floating-point. The tloating-point
operations are single-precision IEEE-compatiblc IEEE Standard
754/S54 . The 32-bit floating-D_int format is the standard IEEE
format, whereas the 40-bit IEEE single-extendcd-prccision for-
mat ha_ eight additional I..V;B_ ot manti>sa tor greater accuracy.
1)5.I' (i ,', ,t trademark _,I .\l_ah_ [)c,. kc',, Inc.
}'Z [..\1'; and EZ I(;[! arc tc:.:'l,tcrt.-d m_dcmark, ,4 .\n,th,e l'_c_Lcc',, Inc.
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Figure 1. ADSP-21020 Block Diagram
The multiplier performs floating-point and fixed-point multipli-
cation as well as fixed-point multiply/add and multiply/subtract
operations. Integer products are 64 bits wide, and the accumula-
tor is 80 bits wide. The ALU performs 45 standard arithmetic
and logic operations, supporting both fixed-point and floating-
point formats. The shifter performs 19 different operations on
32-bit operands. These operations include logical and arithmetic
shifts, bit manipulation, field deposit, and extract and derive
exponent operations.
The computation units perform single-cycle operations; there is
no computation pipeline. The three units are connected in paral-
lel rather than serially, via multiple-bus connections with the
10-port data register file. The output of any computation unit
may be used as the input of any unit on the next cycle. In a
multifunction computation, the ALU and multiplier perform
independent, simuhaneous operations.
Data Register File
The ADSP-21020's general-purpose data register file is used for
transferring data between the computation units and the data
buses, and for storing intermediate results. The register file has
two sets (primary and alternate of sixteen 40-bit registers each,
for fast context switching.
With a large number of buses connecting the registers to the
computation units, data flow between computation units and
from/to off-chip memory is unconstrained and free from bottle-
necks. The 10-port register file and Harvard architecture or the
ADSP-21020 allow the following nine data transfers to be per-
formed every cycle:
• Off-chip read/write of two operands to or from the register
file
• Two operands supplied to the ALU
• Two operands supplied to the multiplier
• Two results received from the ALU and multiplier (three, if
the ALU operation is a combined addition/subtraction)
The processor's 48-bit orthogonal instruction word supports
fully parallel data transfer and arithmetic operations in the same
instruction.
Address Generators and Program Sequencer
Two dedicated address generators and a program sequencer sup-
ply addresses for memory accesses. Because of this, the compu-
tation units need never be used to calculate addresses. Because
of its instruction cache, the ADSP-21020 can simultaneously
fetch an instruction and data values from both off-chip program
memory and off-chip data memory in a single cycle.
The data address generators (DAGs) provide memory addresses
when external memory data is transferred over the parallel mem-
ory ports to or from internal registers. Dual data address genera-
tors enable the processor to output two simultaneous addresses
for dual operand reads and writes. DAG 1 supplies 32-bit
addresses to data memory. DAG 2 supplies 24-bit addresses to
program memory for program memory data accesses.
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Each DAG keeps track of up to eight address pointers, eight
modifiers, eight buffer length values and eight base values. A
pointer used for indirect addressing can be modified bv a value
in a specified register, either before (premodify) or after (post-
modify) the access. To implement automatic modulo addressing
for circular buffers, the ADSP-21020 provides buffer length reg-
isters that can be associated with each pointer. Base values for
pointers allow circular buffers to be placed at arbitrary locations.
Each DAG register has an alternate register that can be activated
for thst context switching.
The program sequencer supplies instruction addresses to pro-
gram memory. It controls loop iterations and evaluates condi-
tional instructions. To execute looped code with zero overhead,
the ADSP-21020 maintains an internal loop counter and loop
stack. No explicit jump or decrement instructions are required
to maintain the loop.
The ADSP-21020 derives its high clock rate from pipelined
fetch, decode and execute cycles. Approximately 70% of the
machine cycle is available for memory accesses; consequently,
ADSP-21020 systems can be built using slower and therefore
less expensive memory chips.
Instruction Cache
The program sequencer includes a high performance, selective
instruction cache that enables three-bus operation for fetching
an instruction and two data values. This two-way, set-associative
cache holds 32 instructions. The cache is selective--only the
instructions whose fetches conflict with program memory data
accesses are cached, so the ADSP-21020 can perform a program
memory data access and can execute the corresponding instruc-
tion in the same cycle. The program sequencer fetches the
instruction from the cache instead of from program memory,
enabling the ADSP-21020 to simultaneously access data in both
program memory and data memory.
Context Switching
Many of the ADSP-21020's registers have alternate register sets
that can be activated during interrupt servicing to facilitate a
fast context switch. The data registers in the register file, DAG
registers and the multiplier result register all have alternate sets.
Registers active at reset are called primary registers; the others
are called alternate registers. Bits in the MODEl control register
determine which registers are active at any particular time.
The primary/alternate select bits for each half of the register file
(top eight or bottom eight registers) are independent. Likewise,
the top four and bottom four register sets in each DAG have
independent primary/alternate select bits. This scheme allows
passing of data between contexts.
Interrupts
The ADSP-21020 has four external hardware interrupts, nine
internally generated interrupts, and eight software interrupts.
For the external interrupts and the internal timer interrupt, the
ADSP-21020 automatically stacks the arithmetic status and
mode _MODEI' registers when servicing the interrupt, allowing
five nesting levels of fast service for these interrupts.
An interrupt can occur at any time while the ADSP-21020 is
executing a program. Internal events that generate interrupts
include arithmetic exceptions, which allow liar fast trap handling
and recovery.
Timer
The programmable interval timer provides periodic interrupt
generation. When enabled, the timer dccremcnt_, a Q-bit count
register every cycle. When this count register reaches zero, the
ADSP-21020 generates an interrupt and asserts its TIMEXP
output. The count register is automatically reloaded from a
32-bit period register and the count resumes immediately.
System Interface
Figure 2 shows an ADSP-21020 basic system configuration.
The external memory interlace supports memory-mapped
peripherals and slower memory with a user-defined combination
of programmable wait states and hardware acknowledge signals.
Both the program memory and data memory interfaces support
addressing of page-mode DRAMs.
The ADSP-21020's internal functions are supported by four
internal buses: the program memory address (PMA2 and data
memory address (DMA) buses are used for addresses associated
with program and data memory. The program memory data
tPMD) and data memory data c,DMD) buses are used for data
associated with the two memory spaces. These buses are
extended off chip. Four data memory select (DMS) signals
select one of four user-configurable banks of data memory. Sim-
ilarly, two program memory select (PMS) signals select between
two user-configurable banks of program memory. All banks are
independently programmable for 0-7 wait states.
The PX registers permit passing data between program memory
and data memory spaces. They provide a bridge between the
48-bit PMD bus and the 40-bit DMD bus or between the 40-bit
register file and the PMD bus.
The PMA bus is 24 bits wide allowing direct access of up to
16M words of mixed instruction code and data. The PMD is 48
bits wide to accommodate the 48-bit instruction width. For
access of 40-bit data the lower 8 bits are unused. For access of
32-bit data the lower 16 bits are ignored.
The DMA bus is 32 bits wide allowing direct access of up to 4
Gigawords of data. The DMD bus is 40 bits wide. For 32-bit
data, the lower 8 bits are unused. The DMD bus provides a
path for the contents of any register in the processor to be trans-
ferred to any other register or to any external data memory loca-
tion in a single cycle. The data memory address comes from one
of two sources: an absolute value specified in the instruction code
(direct addressing,' or the output of a data address generator
(indirect addressing).
External devices can gain control of the processor's memory buses
from the ADSP-21020 by means of the bus request/grant signals
(BR and BG). To grant its buses in response to a bus request,
the ADSP-21020 halts internal operations and places its program
and data memory interfaces in a high impedance state. In addi-
tion, three-state controls (DMTS and PMTS) aliow an external
device to place either the program or data memory interface in a
high impedance state without affecting the other interface and
without halting the ADSP-21020 unless it requires a memory,
access from the affected interface. The three-state controls make
it easy for an external cache controller to hold the ADSP-21020
off the bus while it updates an external cache memory.
JTAG Test and Emulation Support
The ADSP-21020 implements the boundary scan testing provi-
sions specified by [EEE Standard 1149. I of the Joint Testing
Action Group J'FAG. TheADSP-21020"s test access port and
on-chip JTA(} circuitry is fully compliant with the IEEE 1149.1
specification. "['hc test access port enables boundary scan testing
t_l circuitry connected to th.c AI)M_-21020"s I/O pins.
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Figure 2. Basic System Configuration
The ADSP-21020 also implements on-chip emulation through Pin
the JTAG test access port. The processor's eight sets of break- Name Type
point range registers enable program execution at full speed PM.PAGE O
until reaching a desired breakpoint address range. The processor
can then halt and allow reading/writing of all the processor's
internal registers and external memories through the JTAG port.
PIN DESCRIPTIONS
This section describes the pins of the ADSP-21020. When PMTS I/S
groups of pins are identified with subscripts, e.g. PMD47_o, the
highest numbered pin is the MSB (in this case, PMDa7). Inputs
identified as synchronous iS) must meet timing requirements
with respect to CLKIN (or with respect to TCK tbr TM.S,
TDI, and TRST). Those that are asvnchronous ;A) can be
asserted asynchronously to CLKIN.
O = Output; I = Input: S = Synchronous: A = Asynchronous:
P = Power Supply; G = Ground.
Pin
Name Type Function
PMA,3_o 0
PMD_7_o
PMS t-,i
PMRD
PM\VR
PMACK
Program M,emorv Address. The ADSP-21020
outputs an address in program memory on
these pins.
I/O Program Memory Data. The ADSP-21020
inputs and outputs data and instructions on
these pins. 32-bit fixed-point data and 32-bit
single-precision floating-point data is trans-
ferred over bits 47-16 of the PMD bus.
O Program .",temorv Select lines. These pins are
asserted as chip selects for the corresponding
banks of program memory. M.emory banks
must be defined in the memory control regis-
ters. These pins are decoded program mem-
ory address lines and provide an early
indication of a possible bus cvcle.
O Program Memory Read strobe. This pin is
asserted when the ADSP-21020 reads from
program memory.
() Program Memory Write strobe. This pin is
asserted when the ADSP-21020 writes to pro-
gram memory.
I,S Program Memory Acknowledge. An external
device dcasscrts this input to add wait states
l(7 ,1 memory access.
OF _ t_IUALITf'
DMA3t_ o 0
DMD39_ 0 [/O
DMS34 0
DMRD 0
DMWR O
DMACK I,S
Function
Program Memory Page Boundary. The
ADSP-21020 asserts this pin to signal that a
program memory page boundary has been
crossed. Memory pages must be defined in
the memory control registers.
Program Memory Three-State Control. PMTS
places the program memory address, data,
selects, and strobes in a high-impedance state.
If a PM access occurs while PMTS is
asserted, the processor will halt and the mem-
ory access will not be completed. PMACK
must be asserted for at least one cycle when
PMTS is deasserted to allow any pending
memory access to complete properly. See the
Memory Interface chapter of the User's Man-
ual for details on using PMTS.
Data Memory Address. The ADSP-21020 out-
puts an address in data memory on these pins.
Data Memory Data. The ADSP-21020 inputs
and outputs data on these pins. 32-bit fixed-
point data and 32-bit single-precision floating-
point data is transferred over bits 39-8 of the
DMD bus.
Data Memory Select lines. These pins are
asserted as chip selects for the corresponding
banks of data memory. Memory banks must
be defined in the memory control registers.
These pins are decoded data memory address
lines and provide an early indication of a pos-
sible bus cycle.
Data Memory Read strobe. This pin is
asserted when the ADSP-21020 reads from
data memory.
Data Memory Write strobe. This pin is
asserted when the ADSP-21020 writes to data
memorv.
Data Memory Acknowledge. An external
device deasserts this input to ;add wait states
tO a [nen]orv access.
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Pin
Name Type Function
DMPAGE O
DMTS US
CLKIN I
RESET I/A
IRQ3._ o [/A
FLAG3_o I/O/A
BR I/A
BG O
TIMEXP 0
RCOMP
EVDD P
EGND G
IVDD P
Data Memory Page Boundary. The ADSP-
21020 asserts this pin to signal that a data
memory page boundary has been crossed.
Memory pages must be defined in the mem-
or), control registers.
Data Memory Three-State Control. DMTS
places the data memory address, data, selects,
and strobes in a high-impedance state. If a
DM access occurs while DM.TS is asserted,
the processor will halt and the memory access
will not be completed. DMACK must be
asserted for at least one cycle when DMTS is
deasserted to allow any pending memory
access to complete properly. See the Memory
Interface chapter of the User's Manual for
details on using DMTS.
External clock input to the ADSP-21020. The
instruction cycle rate is equal to CLKIN.
CLKIN may not be halted, changed, or oper-
ated below the specified frequency.
Sets the ADSP-21020 to a known state and
begins execution at the program memory loca-
tion specified by the hardware reset vector
(address). This input must be asserted (low)
at power-up.
Interrupt request lines; may be either edge-
triggered or level-sensitive.
External Flags. Each is configured via control
bits as either an input or output. As an input,
it can be tested as a condition. As an output,
it can be used to signal external peripherals.
Bus Request. Used by an external device to
request control of the memory interface.
When BR is asserted, the processor halts exe-
cution after completion of the current cycle,
places all memory data, addresses, selects,
and strobes in a high-impedance state, and
asserts BG. The processor continues normal
operation when BR is released.
Bus Grant. Acknowledges a bus request (BR),
indicating that the external device may take
control of the memory interface. BG is
asserted (held lowl until BR is released.
Timer Expired. Asserted for tour cycles when
the value of TCOUNT is decremented to zero.
Compensation Resistor input. Controls com-
pensated output buffers. Connect RCOMP
through a 1.8 k_l = 15% resistor to EVDD.
Use of a capacitor (approximately 100 pF),
placed in parallel with the 1.8 k[_. resistor is
recommended.
Power supply ,,for output drivers_, nominally
+5 V dc _10 pins_.
Power supply return _tbr output drivers);
(16 pins :.
Power st, pply _for internal circuitry), nomi-
nally -5 V dc ,4 pins.
oF t  rt'¢
Pin
Name Type Function
IGND
TCK
TMS
TDI
TDO
TRST
NC
G Power supply return (for internal circuitry);
(7 pins_.
I Test Clock. Provides an asynchronous clock
for JTAG boundary scan.
I/S Test Mode Select. Used to control the test
state machine. TMS has a 20 kfi internal
pullup resistor.
I/S Test Data Input. Provides serial data for the
boundary scan logic. TDI has a 20 k_) inter-
nal pullup resistor.
0 Test Data Output. Serial scan output of the
boundary scan path.
I/A Test Reset. Resets the test state machine.
TRST must be asserted (pulsed low) after
power-up or held low for proper operation of
the ADSP-21020. _FRST has a 20 kll internal
pullup resistor.
No Connect. No Connects are reserved pins
that must be left open and unconnected.
INSTRUCTION SET SUMMARY
The ADSP-21020 instruction set provides a wide variety of pro-
gramming capabilities. Every instruction assembles into a single
word and can execute in a single processor cycle. Multifunction
instructions enable simultaneous multiplier and ALU operations,
as well as computations executed in parallel with data transfers.
The addressing power of the ADSP-21020 gives you flexibility
in moving data both internally and externally. The ADSP-21020
assembly language uses an algebraic syntax for ease of coding
and readability.
The instruction types are grouped into four categories:
Compute and Move or Modify
Program Flow Control
Immediate Move
Miscellaneous
The instruction types are numbered; there are 22 types. Some
instructions have more than one syntactical form; for example,
Instruction 4 has four distinct forms. The instruction number
itself has no bearing on programming, but corresponds to the
opcode recognized by the ADSP-21020 device.
Because of the width and orthogonality of the instruction word,
there are many possible instructions. For example, the ALU
supports 21 fixed-point operations and 24 floating-point opera-
tions; each of these operations can be the compute portion of an
instruction.
The following pages provide an overview and summary of the
ADSP-21020 instruction set. For complete information, see the
ADSP-21020 User's Manual, For additional reference intbrma-
tion, see the ADSP-21020 Programmer's Quick Reference.
This section also contains several reference tables for using the
instruction set.
• "Fable I describes the notation and abbreviations used.
• Table II lists all condition and termination code mnemonics.
• "Fable [II lists all register mnemonics.
• "Fables Ix,. through VII list the syntax for all compute (ALU,
muhiplicr, shifter or multifunction: operations.
• "l'able VIII lists interrupts and their vector addresses.
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COMPUTE AND MOVE OR MODIFY INSTRUCTIONS
1.
2.
3a.
3b.
3c.
3d.
4a.
4b.
4c.
4d.
5.
IF condition
IF condition
IF condition
IF condition
IF condition
IF condition
IF condition
IF condition
IF condition
IF condition
compute,
compute ;
compute_
compute_
compute,
compute,
compute,
compute,
compute,
compute,
compute,
DM(Ia, Mb) = dregl
dregl = DM(Ia, Mb)
, I PM(Ic, Md) = dreg2 ;
I dreg2 = PM(Ic, Md)
DM(Ia, Mb) = ureg ;PM(Ic, Md)
DM(Mb, Ia) = ureg ;PM(Md, Ic)
ureg = ] DM(Ia, Mb)
I PM(Ic, Md)
ureg = ] DM(Mb, la/
IPM(Md, Ic)
I DM(Ia, <data6>)PM(Ic, <data6>)
DM(<data6>, Ia)PM(<data6_, Ic)
dreg = DM(Ia, <data6>)
PM(Ic, <data6>)
dreg = DM(<data6>, Ia)
PM(<data6>, Ic)
uregl = ureg2 ;
= dreg ;
= dreg ;
6a. IF condition shiftimm, DM(Ia, Mb) = dreg ;
PM(Ic, Md)
6b. IF condition shiftimm, dreg= ]DM(Ia, Mb) I ;
I PM(Ic, Md) I
7. IF condition compute, MODIFY (Ia, Mb) ;
(Ic, Md)
PROGRAM FLOW CONTROL INSTRUCTIONS
8. IF condition ] JUMP <addr24>CALL (PC, <reladdr24>) I
9. IF condition JUMP (Md, Ic) (
CALL (PC, <retaddr6>)
11. IF condition
12.
13.
LCNTR =
RTS
RTI
<datal6>
ureg
I DB ) , compute
LA
DB, LA
DO <addr24>
(<PC, <reladdr24>)
DO ] <addr24> ](PC, <reladdr24>) I
DB
LA
DB, LA
DB
LA
DB, LA
(DB) Delayed branch
(LA) Loop abort _,pop loop PC stacks on branch)
);
) , compute ;
UNTIL LCE ;
UNTIL termination
REV. B -7-
ADSP-21020
Name
Table III. Universal Registers
Function
Register File
R15-R0 Register file locations
Program Sequencer
PC* Program counter; address of instruction
currently executing
PCSTK Top of PC stack
PCSTKP PC stack pointer
FADDR* Fetch address
DADDR* Decode address
LADDR Loop termination address, code; top of loop
address stack
CURLCNTR Current loop counter; top of loop count stack
LCNTR Loop count for next nested counter-controlled loop
Data Address Generators
DAG1 index registers
DAGI modify registers
DAG1 length registers
DAG1 base registers
DAG2 index registers
DAG2 modify registers
DAG2 length registers
DAG2 base registers
I7-I0
M7-M0
L7-L0
B7-B0
I15-I8
M15-M8
LI5-L8
B15-B8
Bus Exchange
PXI
PX2
PX
Timer
TPERIOD
TCOUNT
PMD-DMD bus exchange 1 (16 bits)
PMD-DMD bus exchange 2 (32 bits)
48-bit PX1 and PX2 combination
Timer period
Timer counter
Memory Interface
DMWAIT Wait state and page size control for data memory
DMBANK1 Data memory bank 1 upper boundary
DMBANK2 Data memory bank 2 upper boundary
DMBANK3 Data memory bank 3 upper boundary
DMADR* Copy of last data memory address
PMWAIT Wait state and page size control for program
memory
PMBANK1 Program memory bank 1 upper boundary
PMADR* Copy of last program memory address
System Registers
MODEl Mode control bits for bit-reverse, alternate
registers, interrupt nesting and enable, ALU
saturation, floating-point rounding mode and
boundary
MODE2 Mode control bits for interrupt sensitivity, cache
disable and freeze, timer enable, and I/O flag
configuration
IRPTL Interrupt latch
IMASK Interrupt mask
IMASKP Interrupt mask pointer (for nesting)
ASTAT Arithmetic status flags, bit test, I/O flag values,
and compare accumulator
STKY Sticky arithmetic status flags, circular buffer
overflow flags, stack status flags (not sticky)
USTAT1 User status register 1
USTAT2 User status register 2
"read-only
Rel}r to User's ._,_antlal tor b_t-level definitions of each register.
Table IV. ALU Compute Operations
Fixed-Point Floating-Point
Rn = Rx + Ry
Rn = Rx - Ry
Rn = Rx + Ry, Rm = Rx- Ry
Rn = Rx + Ry + CI
Rn = Rx- Ry + CI - 1
Rn = (Rx + Ry)/2
COMP(Rx, Ry)
Rn = -Rx
Fn = Fx + Fy
Fn = Fx - Fy
Fn = Fx + Fy, Fm = Fx- Fy
Fn = ABS (Fx + Fy)
Fn = ABS (Fx - Fy)
Fn = (Fx + Fy)/2
COMP(Fx, Fy)
Fn = -Fx
Rn = ABS Rx Fn = ABS Fx
Rn = PASS Rx Fn = PASS Fx
Rn = MIN(Rx, Ry) Fn = MIN(Fx, Fy)
Rn = MAX(Rx, Ry) Fn = MAX(Fx, Fy)
Rn = CLIP tLx BY Ry Fn = CLIP Fx BY Fy
Rn = Rx + CI Fn = RND Fx
Rn = Rx + CI - 1 Fn = SCALBFxBYRy
Rn = Rx + 1 Rn = MANTFx
Rn = Rx - 1 Rn = LOGBFx
Rn = Rx AND Ry Rn = FIX Fx BY Ry
Rn = Rx OR Ry Rn = FIX Fx
Rn = Rx XOR Ry Fn -- FLOAT Rx BY Ry
Rn = NOT Rx Fn = FLOAT ILx
Fn = RECIPS Fx
Fn = RSQRTS Fx
Fn = Fx COPYSIGN Fy
Rn, Rx, Ry RI5-R0; register file location, fixed-point
Fn, Fx, Fy F15-F0; register file location, floating point
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MRB
Rn
Rn
MRF
MRB
Table V. Multiplier Compute Operations
( S S F Fn = Fx _ Fy
U U
R
= MRF I+ Rx Ry( )
MRB I U U Rn M.RBI
MRF R MRF MRF
MRB MRB MRB
Rn = SATMRFII<S I
Rn SAT MRB [ (UI)
MRF SAT MRF ] (SF)
MRB SAT MRB (UF)
MRF = 0
MRB
Rn -- RND MRF] (SF)
Rn RND MRB] (UF)
MRF RND MRF
MRB RND MRB
MRxF = Rn Rn = MRxF
MRxB MRxB
Rn, Rx, Ry RI5-R0; register file location, fixed-point
Fn, Fx, Fy F15-F0; register file location, floating-point
MRxF MR2F, MR1F; MROF; multiplier result accumulators, foreground
MRxB MR2B, MR1B, MROB; multiplier result accumulators, background
( x-input y-input data format, ] )
rounding I
S Signed input
U Unsigned input
I Integer input(s)
F Fractional input(s)
FR Fractional inputs, Rounded output
(SF) Default format for l-input operations
(SSF) Default format for 2-input operations
Shifter
Table VI. Shifter and Shifter Immediate Compute Operations
Shifter Immediate
Rn = LSHIFT Rx BY Ry
Rn = Rn OR LSHIFT Rx BY Ry
Rn = ASHIFT Rx BY Ry
Rn = Rn OR ASHIFT Rx BY Ry
Rn = ROT Rx BY RY
Rn = BCLR Rx BY Ry
Rn = BSET Rx BY Ry
Rn = BTGL Rx BY Ry
BTST Rx BY Ry
Rn = FDEP Rx BY Ry
Rn = Rn OR FDEP Rx BY Ry
Rn = FDEP Rx BY Ry (SE)
Rn = Rn OR FDEP Rx BY Ry (SE)
Rn = FEXT Rx BY Ry
Rn = FEXT Rx BY Ry (SE)
Rn = EXP Rx
Rn = EXP Rx (EX)
Rn = LEFTZ Rx
Rn = LEFTO Rx
Rn = LSHIFT Rx BY<data8>
Rn = Rn OR LSHIFT Rx BY<data8>
Rn = ASHIFT Rx BY<data8>
Rn = Rn OR ASHIFT Rx BY<data8>
Rn = ROT Rx BY<dataS>
Rn = BCLR Rx BY<data8>
Rn = BSET Rx BY<data8>
Rn = BTGL Rx BY<data8>
BTST Rx BY<dataS>
Rn = FDEP Rx BY <bit6>: <len6>
Rn = Rn OR FDEP Rx BY <bit6>:<len6>
Rn = FDEP Rx BY <bit6>:<len6> (SE)
Rn = Rn OR FDEP Rx BY <bit6>:<len6> (SE)
Rn = FEXT Rx BY <bit6>:<len6>
Rn = FEXT Rx BY <bit6>:<len6> (SE)
Rn, Rx, Ry RI5-R0; register file location, fixed-point
<bit6>:<len6-_ 6-bit immediate bit position and length values (tbr shifter immediate operations)
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Table VII. Multifunction Compute Operations
Fixed-Point
Rm=R3-0 * R7-4 (SSFR), Ra=Rll-8 + R15-12
Rm=R3-0 * R7-4 (SSFR), Ra=Rll-8 - R15-12
Rm=R3-0 _ R7-4 (SSFR), Ra=(Rll-8 + R15-12)/2
MRF=MRF + R3-0 _ R7-4 (SSF), Ra=Rll-8 + R15-12
MRF=MRF -_ R3-0 * R7-4 (SSF), Ra=Rll-8 - R15-12
MRF=MRF + R3-0 * R7-4 (SSF), Ra=(Rll-8 + R15-12)/2
Rm=MRF + R3-0 * R7-4 (SSFR), Ra=Rll-8 + R15-12
Rm=MRF + R3-0 * R7-4 (SSFR), Ra=Rll-8 - R15-12
Rm=MRF + R3-0 * R7-4 (SSFR), Ra=(Rll-8 + R15-12)/2
MRF=MRF - R3-0 * R7-4 (SSF), Ra=Rll-8 + R15-12
MRF=MRF - R3-0 _ R7-4 (SSF), Ra=Rll-8 - R15-12
MRF=MRF - R3-0 * R7-4 (SSF), Ra=(Rll-8 + R15-12)/2
Rm=MRF - R3-0 * R7-4 (SSFR), Ra=Rll-8 + R15-12
Rm=MRF - R3-0 * R7-4 (SSFR), Ra=Rll-8 - R15-12
Rm=MRF - R3-0 * R7-4 (SSFR), Ra=(Rll-8 + R15-12)/2
Rm=R3-0 _ R7-4 (SSFR), Ra=Rll-8 + Rl5-12,
Rs=Rll-8 - R15-12
Floating-Point
Fm=F3-0 _ F7-4
Fm=F3-0 _ F7-4
Fm=F3-0 * F7-4
Fm=F3-0 " F7-4
Fm=F3-0 _ F7-4
Fm=F3-0 ¢ F7-4
Fm=F3-0 ) F7-4
Fm=F3-0 * F7-4
Fm=F3-0 ¢ F7-4
Fa=Fll-8 + F15-12
Fa=Fll-8 - F15-12
Fa=FLOAT Rll-8 by R15-12
Fa=FIX Rll-8 by R15-12
Fa=(FI1-8 - F15-12)/2
Fa=ABS Fll-8
Fa=MAX (Fll-8, F15-12)
Fa=MIN (Fll-8, F15-12)
Fa=FII-8 + F15-12,
Fs=Fll-8 - F15-12
Table VIII. Interrupt Vector Addresses and Priorities
No.
0
2
3
4
5
6
7
8
9
I0
iI
12
13
14
15
16
17
18
19-23
24-31
Vector
Address
(Hex)
0x00
0x08
0xl0
0xl8
0x20
0x28
0x30
0x38
0x40
0x48
0x50
0x58
0x60
0x68
0x70
0x78
0x80
0x88
0x90
0x98-0xB8
0xC0-OxF8
Function
Reserved
Reset
Reserved
Status stack or loop stack overflow or PC
stack full
Timer=0 (high priority option)
IRQ3 asserted
IRQ2 asserted
IRQI asserted
IRQ0 asserted
Reserved
Reserved
DAG 1 circular buffer 7 overflow
DAG 2 circular buffer 15 overflow
Reserved
Timer=0 (low priority option)
Fixed-point overflow
Floating-point overflow
Floating-point underflow
Floating-point invalid operation
Reserved
User software interrupts
*Nonmaskable
Ra, Rm
R3-0
R7-4
Rll-8
R15-12
Fa, Fm
F3-0
F7-4
F11-8
F15-12
_SSF)
tSSFR?
Any register file location (fixed-point)
R3, R2, RI, R0
R7, R6, R5, R4
RII, R10, R9, R8
RI5, RI4, R13, RI2
Any register file location (floating-point)
F3, F2, FI, F0
F7, F6, F5, F4
Fll, F10, F9, F8
F15, F14, F13, FI2
X-input signed, Y-input signed, fractional inputs
X-input signed, Y-input signed, fractional inputs, rounded output
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RECOMMENDEDOPERATINGCONDITIONS
K Grade B Grade T Grade
Parameter Min Max Min Max Min Max Unil
VDD Supply Voltage 4.50 5.50 4.50 5.50 4.50 5.50 V
I'AMB Ambient Operating Temperature 0 + 70 -40 + 85 - 55 + 125 °C
Refer to Environmental Conditions for information on thermal specifications.
ELECTRICALCHARACTERISTICS
Parameter Test Conditions Min Max Unit
2.0
3.0
L
!"
VIH
VIHCR
VIL
Vmc
VoH
VOL
IIH
IiL
IILT
IOZH
IOZL
IDDIN
Hi-Level Input Voltage t
Hi-Level Input Voltage-" L2
Lo-Level Input Voltage 1' ,2
Lo-Level Input Voltage"
Hi-Level Output Voltage 3" it
Lo-Level Output Voltage 3' it
Hi-Level Input Current < 5
Lo-Level Input Current 4
Lo-Level Input Current 5
Tristate Leakage Current 6
Tristate Leakage Current 6
Supply Current (Internal) 7
IDDIDLE Supply Current (Idle) s
GIN Input Capacitance 9" lo
VDD = max
VDD = max
VDO = min
VDD = max
VDD = min, IoH = --1.0 mA
VDD = min, IOL = 4.0 mA
VDD = max, VIN = VDD max
VDD = max, VtN = 0 V
VDD = max, VIN -- 0 V
VDD = max, VtN = VDD max
VDD = max, VXN = 0 V
tcK = 30--33 ns, VDD = max, VIHCR = 3.0 V,
VIH = 2.4 V, VIL = VIL C = 0.4 V
VDD ----"max, ViM = 0 V or VDD max
fin = 1 MHz, TCAsE = 25°C, VIN = 2.5 V
2.4
V
V
0.8 V
0.6 V
V
0.4 V
10 jxA
10 ixA
350 p.A
10 txA
10 txA
490 mA
150 mA
10 pF
NOTES
1Applies to: PMD47-0, PMACK, PMTS, DMD39-0, DMACK, DMTS, IRQ3-0, FLAG3-0, BR, TMS, TDI.
2Applies to: CLKIN, TCK.
3Applies to: PMA23-0, PMD47-0, PMSI-0, PMRD, PMWR, PMPAGE, DbiA31-0, DMD39-0, DMS3-0, DMRD, DMWR, DMPAGE, FLAG3-0,
TIMEXP, BG.
4Applies to: PMACK, PMTS, DMACK, DMTS, IRQ3-0, BR, CLKIN, RESET, TCK.
SApplies to: TMS, TDI, TRST.
6Applies to: PMA23-0, PMD47-0, PMS1-0, PMRD, PMWR, PMPAGE, DMA31-0, DMD39-0, DMS3-.0, DMRD, DMWR, DMPAGE, FLAG3-0, TDO.
rApplies to IVDD pins. At teE = 30-33 ns, IDmN (typical) = 230 mA; at tcK = 40 ns, IDrnN (max) = 420 mA and IDt:,XN(typical) = 200 mA; at tc_ = 50 ns,
It, ms (max) = 370 mA and IDD_N(typical) = 115 mA. See "Power Dissipation" for calculation of external (EVDD) supply current for total supply current.
SApplies to IVDD pins. Idle refers to ADSP-21020 state of operation during execution of the IDLE instruction.
9Guaranteed but not tested.
mApplies to all signal pins.
"Although specified for TTL outputs, all ADSP-21020 outputs are CMOS-compatible and will drive to Vrm and GND assuming no dc loads.
'2Applies to RESET, TRST.
ABSOLUTE MAXIMUM RATINGS*
Supply Voltage ..................... -0.3 V to +7 V
Input Voltage ................ -0.3 V to VDD -- 0.3 V
Output Voltage Swing ........... -0.3 V to VDD -- 0.3 V
Load Capacitance ......................... 200 pF
Operating Temperature Range (,Ambient) . . . -55°C to + 125°C
Storage Temperature Range ........... -65°C to -- 150°C
Lead Temperature (10 seconds) CPGA ........... + 300°C
*Stresses above those listed under "Absolute Maximum Ratings" may cause
permanent damage to the device. These are stress ratings only and func-
tional operation of the device at these or any other conditions above those
indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may
affect device reliability.
ESD SENSITIVITY
The ADSP-21020 features proprietary input protection circuitry to dissipate high-energy discharges
(Human Body Model). Per method 3015 of MIL-STD-883, the ADSP-21020 has been classified as a
Class 3 device, with the ability to withstand up to 4000 V ESD.
Proper ESD precautions are strongly recommended to avoid functional damage or performance
degradation. Charges readily accumulate on the human body and test equipment and discharge
without detection. Unused devices must be stored in conductive tbam or shunts, and the foam
should be discharged to the destination socket before devices are removed. For further information
on ESD precautions, refer to Analog Devices' ES"D Prevention Manual.
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TIMING PARAMETERS
General Notes
See Figure 15 on page 24 for voltage reference levels. Use the exact timing information given. Do not attempt to derive parameters
from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the
values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to
derive other specifications.
Clock Signal
i K/B/T Grade ' K/B/T Grade B/T Grade K Grade
I
I 20 MHz 25 MHz 30 MHz 33.3 MHz
Parameter ! Min Max Min Max Min Max Min Max Unit
Timing Requirement: i
I
tcK CLKIN Period i 50 150 40 150 33 150 30 150 ns
E 10 10 10 10 ns[CK H CLKIN Width High r
[CKL CLKIN Width Low ] 10 I0 10 10 ns
CLKIN
tcK
teKH tCKL
Figure 3. Clock
Reset
K/B/T Grade K/B/T Grade B/T Grade
20 MHz 25 MHz 30 MHz
Parameter Min Max Min Max Min Max Unit
Timing Requirement:
EWRST1 RESET Width Low
tSRST 2 RESET Setup before CLKIN High
NOTES
*DT = tcK -- 50 ns
200
29 50
160
24 40
i32
21 33
K Grade
33.3 MHz Frequency Dependency*'
Min Max Min Max
120 4tcK
19 30 29 + DT/2 30
i
ns
ns
tApplies after the power-up sequence is complete. At power up, the Internal Phase Locked Loop requires no more than 1000 CLKIN cycles while RESET is
low, assuming stable VDD and CLKIN (not including clock oscillator start-up time).
2Specification only applies in cases where multiple ADSP-21020 processors are required to execute in program counter lock-step (all processors start execution at
location 8 in the same cycle). See the Hardware Configuration chapter of the ADSP-21020 User's Manual for reset sequence information.
tWRST ]_ tSRST r
RESET _
Figure 4. Reset
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Interrupts
Parameter
Timing Requirement:
tsm IRQ3-0 Setup before CLKIN High
thin IRQ3-0 Hold after CLKIN High
trp w IRQ3-0 Pulse Width
K/B/T Grade
20 MHz
Min Max
38
0
55
K/B/T Grade i B/T Grade
/
Z°,nMin Max Max
31 25
0 0
45 38
K Grade
33.3 MHz
Min Max
23
0
35
Frequency Dependency*
Min Max
38 + 3DT/4
tcK + 5
Unit
ns
ns
ns
[
b_
NOTE
*DT = tcK - 50 ns
Meeting setup and hold guarantees interrupts will be latched in that cycle. Meeting the pulse width is not necessary if the setup and hold is met. Likewise,
meeting the setup and hold is not necessary if the pulse width is met. See the Hardware Configuration chapter of the ADSP-21020 User's Manual for interrupt
servicing information.
/ \ tsi R HIR
tlpw
Figure 5. Interrupts
Timer
KfB/T Grade K/B/T Grade B/T Grade K Grade
20 MHz 25 MHz 30 MHz 33.3 MHz Frequency Dependency*
Parameter Min Max Min Max Min Max Min Max Min Max Unit
Switching Characteristic:
tDTEX CLKIN High to TIMEXP 24 24 24 24 ns
NOTE
*DT = tc K - 50ns
CLKIN
TIMEXP
Figure 6. TIMEXP
i, _.
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Flags
K/B/T Grade K/B/T Grade B/T Grade K Grade
20 MHz 25 MHz 30 MHz 33.3 MHz Frequency Dependency*
Parameter Min Max Min Max Min Max Min Max Min Max Unil
Timing Requirement:
tSH FLAG3-0IN Setup before CLKIN High
tHH FLAG3-0IN Hold after CLKIN High
tDWRH FLAG3-0IN Delay from xRD, xWR Low
taFxw R FLAG3-0Ir¢ Hold after xRD, xWR
Deasserted
Switching Characteristic:
tDF o FLAG3-0ou T Delay from CLKIN High
tHF o FLAG3-0ou T Hold after CLKIN High
tDFOE CLKIN High to FLAG3-0Ot:T Enable
tDFOD CLKIN High to FLAG3-0ov T Disable
19
0
12
0
24
5
1
24
16
0
8
0
24
5
1
24
14
iO
5
0
24
5
1
24
13
0
5
1
19+5DT/16
3
24
24
12_-7DT/16
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
*DT = tcK - 50 ns
_Flag inputs meeting these setup and hold times will affect conditional operations in the next instruction cycle. See the Hardware Configuration chapter of the
ADSP-21020 User's Manual for additional flag servicing information.
x = PM or DM.
CLKIN __
FLAG3-0OU T
FLAG OUTPUT
CLKIN _tHFI
FLAG3-OIN
FLAG INPUT
Figure 7. Flags
=:
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Bus Request/Bus Grant
K/B/T Grade K/B/T Grade B/T Grade K Grade
20 MHz 25 MHz 30 MHz 33.3 MHz Frequency Dependency*
Parameter Min Max Min Max Min Max Min Max Min Max Unit
Timing Requirement:
tHBR BR Hold after CLKIN High
tSBR BR Setup before CLKIN High
_witching Characteristic:
tDMDBGL Memory Interface Disable to BG Low
[DME CLKIN High to Memory Interface
Enable
rD_GL CLKIN High to BG Low
rDBGH CLKIN High to BG High
0
18
-2
25
22
22
0
i5
-2
2O
22
22
0
13
-2
16
22
22
I0
12
-2
15
22
22
18 + 5DT/16
25 + DT/2
ns
ns
ns
ns
ns
ns
NOTES
"DT = tcK - 50 ns.
Memory Interface = PMA23-0, PMD47-0, PMSI-0, PMRD, PbIWR, PMPAGE, DMA31-0, DMD39-0, DMS3-0, DMRD, DMWR, DMPAGE.
Buses are not granted until completion of current memory, access.
See the Memory Interface chapter of the ADSP-21020 User's Manual for BG, BR cycle relationships.
CLKIN
BR
MEMORY
INTERFACE _;_
_----_ tDMDBGL
tDBGL
BG
tDME
" IX
tDBGH
Figure 8. Bus Request Bus Grant
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External Memory Three-State Control
K/B/T Grade K/B/T Grade B/T Grade K Grade
Parameter
Timing Requirement:
ts-rs xTS, Setup before CLKIN High
tDADT s xTS Delay after Address, Select
tDSTS xTS Delay after XRD, XWR Low
Switching Characteristic:
tDTSD Memory Interface Disable before
CLKIN High
tDTSA E xTS High to Address, Select Enable
NOTES
*DT = tee - 50 ns
20 MHz
Min Max
14 50
28
16
25 MHz
Min Max
12 40
19
11
-2
0
30 MHz
Min Max
10 33
13
7
-4
0
33.3 MHz
Min Max
9 30
10
6
-5
0
Frequency Dependency*
Min Max
14 + DT/4 tcK
28 + 7DT/8
16 + DT/2
DT/4
Memory Interface = PMA23-0, PMD47-0, PMSI-0, PMRD, PMWR, PMPAGE, DMA31-0, DMD39-0, DMS3-0, DMRD, DMWR, DMPAGE.
Address = PMA23-0, DMA31-0. Select = PMS1-0, DMS3-0.
x = PM or DM.
Unit
ns
ns
ns
ns
ns
CLKIN
PMTS, DMTS
xRD, xWR
ADDRESS,
SELECTS
DATA
tOADTS
_ /
tOTSAE
Figure 9. External Memory Three-State Control
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Memory Read
K/B/T Grade K/B/T Grade B/T Grade K Grade
20 MHz 25 MHz 30 MHz 33.3 MHz Frequency Dependence*
Parameter Min Max Min Max Min Max Min Max Min Max Unit
Timing Requirement:
tDAD
tDRLD
tHDA
tHDRH
tDAAK
tDRAK
tSAK
EHAK
Address, Select to Data Valid
xRD Low to Data Valid
Data Hold from Address, Select
Data Hold from xRD High
xACK Delay from Address
xACK Delay from xRD" Low
xACK Setup before CLKIN High
xACK Hold after CLKIN High
37
24
0
-i
27
15
14
0
27
18
0
-i
18
10
12
0
20
13
0
-1
12
6
10
0
!0
-1
Switching Characteristic:
tDARL Address, Select to xRD Low
tDA P xPAGE Delay from Address, Select
tDCKR L CLKIN High to xRD Low
tRw xRD Pulse Width
tRw R xRD High to xRD, xWR Low
16
26
17
I
26
4
1
13 24
20
13
12
15
11
I
22 ii
13
9
17
i1
9
5
14 + DT/4
8 + 3DT/8
1
21 16 + DT/4
26 + 5DT/8
17 + 3DT/8
37 ÷ DT
24 + 5DT/8
27 + 7DT/8
15 + DT/2
26 ÷ DT/4
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
"DT = tCK - 50 ns
x = PM or DM; Address = PMA23-0, DMA31-0; Data = PMD47-0, DMD39-0; Select = PMS1-0, DMS3-0.
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j -
SELECT
DMPAGE,
PMPAGE
DMRD.
PMRD
t
t OCKRL '
tOARL
4
q
\
tRW
tORLD _J
tOAD
OATA) _(
t D_K _ _ _AK
DMACK,PMACK
I
DMWR,
PMWR
Figure 10. Memory Read
2
t HAK
L_ _-_
tHORH !
/
tRWR I
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Memory Write
K/B/r Grade K/B/F Grade B/T Grade K Grade
20 MHz 25 MHz 30 MHz 33.3 MHz Frequency Dependency"
Parameter Min Max Min Max Min Max Min Max Min Max Unit
!
i
i .
2
Timing Requirement:
tDAAK xACK Delay from Address, Select
tmvaK xACK Delay from xWR Low
tSA K xACK Setup before CLKIN High
tHa K xACK Hold after CLKIN High
Switching Characteristic:
27
15
14
0
18
10
12
0
12
6
10
0
9
5
9
0
14 + DT/4
[DA\VH
[DA\VL
t\vw
[DDWH
[DWHA
[H D"Yc'H
['DAP
['DCK\VL
[WX,V R
[D D\VR
[\VDE
Address, Select to xWR Deasserted
Address, Select to xWR Low
xWR Pulse Width
Data Setup before xWR High
Address, Select Hold after xWR
Deasserted
Data Hold after xWR Deasserted l
xPAGE Delay from Address, Select
CLKIN High to xWR Low
xWR High to xWR or xRD Low
Data Disable before xWR or xRD
Low
xWR Low to Data Enabled
37
11
26
23
i6
17
13
0
1
26
128
7
20
18
0
-1
13
13
9
-1
1
24
21
5
16
14
0
-1
12
10
7
-1
1
22
i18
3
15
13
0
-1
1
11 21
8
5
-1
37 4- 15DT/16
11 + 3DT/8
26 _- 9DT/16
23 4- DT/2
1 + DT/16
DT/16
16 + DT/4
17 + 7DT/16
13 + 3DT/8
DT/16
27 + 7DT/8
15 + DT/2
26 + DT/4
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ins
ns
ns
NOTES
"DT = tc- 50ns
ISee "System Hold Time Calculation" in "Test Conditions" section for calculating hold times given capacitive and DC loads.
x = PM or DM; Address = PMA23-0, DMA31-0; Data = PMD47-0, DMD39-0; Select = PMS1-0, DMS3-0.
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:..:,
CLKIN
ADDRESS,
SELECT
DMPAGE,
PMPAGE
DMWR,
PMWR
DATA
DMACK,
PMACK
\
tOAP
),
tDAWL
tDCKWL
\
-K
twoE
t OWAK
tOAA K =
tDAWH
tWW
tSAK
tOOWH
7
XX
X
_! tOWHA
tHDWH
tHAK
/
tOOWR
\
DMRD,
PMRD
Figure 11. Memory Write
i
i,
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IEEE 1149.1 Test Access Port
Parameter
Timing Requirement:
tTc g TCK Period
tsxal, TDI, TMS Setup before TCK High
tH-rA P TDI, TMS Hold after TCK High
tssvs System Inputs Setup before TCK High
tHsvs System Inputs Hold after TCK High
t-rRsvw TRST Pulse Width
5witching Ct, aracteristic:
tD-mo TDO Delay from TCK Low
tDsvs System Outputs Delay from TCK Low
K/BFF Grade
20 MHz
Min Max
5O
5
6
7
9
200
15
26
K/BIT Grade
25 MHz
Min Max
BIT Grade
30 MHz
K Grade
33.3 MHz
Min Max
!Frequency Dependency*
Min Max
tCK40
5
6
7
9
160
15
26
Min Max
33
5
6
7
9
132
15
26!
30
5
6
7
9
120
15
26
Unit
ns
ns
ns
:ns
ns
ns
ns
ns
NOTES
*DT = tcK - 50 ns
System Inputs = PMD47-0, PMACK, PMTS, DMD39-0, DMACK, DMTS, CLKIN, IRQ3-0, RESET, FLAG3-0. BR.
System Outputs = PMA23-0, PMS1-0, PMRD, PMWR, PMD47-0, PMPAGE, DMA3 I-0, DMSI-0, DMRD, DMWR, DMD39-0, DMPAGE, FLAG3-0, BG,
TIMEXP.
See the IEEE 1149.1 Test Access Port chapter of the ADSP-21020 User's Manual for (urther detail.
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tTCK
TMS,TDI
TDO
tssvs
SYSTEMINPUTS
t OTDO
tosYS
SYSTEM XOUTPUTS
Figure 12. IEEE 1149. 1 Test Access Port
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TEST CONDITIONS
Output Disable Time
Output pins are considered to be disabled when they stop driv-
ing, go into a high-impedance state, and start to decay from
their output high or low voltage. The time for the voltage on the
bus to decay by xV is dependent on the capacitive load, CL,
and the load current, I L. It can be approximated by the follow-
ing equation:
CL AV
tOECAY -- Ic
The output disable time (tDxs) is the difference between
tMEASURED and tDEC._Xy as shown in Figure 13. The time
tMEASURED is the interval from when the reference signal
switches to when the output voltage decays ..XV from the mea-
sured output high or output low voltage, tDECA Y is calculated
with _V equal to 0.5 V, and test loads C L and [L.
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high-impedance state to when they start driv-
ing. The output enable time (tENA) is the interval from when a
reference signal reaches a high or low voltage level to when the
output has reached a specified high or low trip point, as shown
in the Output Enable/Disable diagram. If multiple pins (such as
the data bus) are enabled, the measurement value is that of the
first pin to start driving.
Example System Hold Time Calculation
To determine the data output hold time in a particular system,
first calculate tDECA Y using the above equation. Choose AV to
be the difference between the ADSP-2 I020's output voltage and
the input threshold for the device requiring the hold time. A
typical AV will be 0.4 V. C L is the total bus capacitance (per
data line), and I L is the total leakage or three-state current (per
data line). The hold time will be tDECA Y plUS the minimum dis-
able time (i.e. tHDw D for the write cycle).
IOL
 OT,uT 
PIN _L. _,¢
50pF" -r- " TM
IOH
*AC TIMING SPECIFICATIONS ARE CALCULATED FOR 100pF
DERATING ON THE FOLLOWING PINS: PMA23-0, PMSl-O, PMRD,
PMWR, PMPAGE, DMA31-0, DMS3-0, DMRD, DMWR, DMPAGE
Figure 14. Equivalent Device Loading For
AC Measurements (/nc/udes All Fixtures)
INPUTouTPuTOR 1.5V_ /1.5V
Figure 15. Voltage Reference Levels For AC
Measurements (Except Output Enable/Disable)
REFERENCE _X_SIGNAL
_ t MEASURED
VOH (MEASURED) VOH (MEASURED)
OUTPUT % VOH (MEASURED) -:_V 2.OV _--
_//_VoL(MEASURED_,,_v 1.ov ]
VOL (MEASURED) t DECAY i _1_ VOL (MEASURED)
OUTPUT STOPS DRIVING I HIGH-IMPEDANCE STATE. TEST CONDITIONS I OUTPUT STARTS DRIVING
CAUSE THIS VOLTAGE LEVEL TO BE
APPROXIMATELY 1.5 V.
Figure 13. Output Enable/Disable
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Capacitive Loading
Output delays are based on standard capacitive loads: 100 pF on
address, select, page and strobe pins, and 50 pF on all others
(see Figure 14). For different loads, these timing parameters
should be derated. See the Hardware Configuration chapter of
the ADSP-21020 User's Manual for further information on
derating of timing specifications.
Figures 16 and 17 show how the output rise time varies with
capacitance. Figures I8 and 19 show how output delays vary
with capacitance. Note that the graphs may not be linear outside
the ranges shown.
10
9.18
' /
8
_-i 7
i
_6
_5
I _ 3.95
u.I 4
_. 2..._ _
_ 3
_ 2
0 '
25 50 75 100 125 150 175 200
LOAD CAPACITANCE - pF
NOTES:
(1) OUTPUT PINS BG, TIMEXP
(2) OUTPUT PINS PMD47-O, DMD39-.-O, FLAG3-O
Figure 16. Typical Output Rise Time vs. Load Capacitance
(at Maximum Case Temperature)
3.59
I
¢q 3
I 2
C-- 1
0
25 50 75 100 125 150 175 200
LOAD CAPACITANCE - pF
NOTES:
(1) OUTPUT PINS PMA23--O. PMS1-0, PMPAGE, DMA31_, DMS3-0, OMPAGE, TOO
(2) OUTPUT PINS PMRD, PMWR, DMRD. OMWR
Figure 17. Typical Output Rise Time vs. Load Capacitance
(at Maximum Case Temperature)
12
I
_ a
0
5
_ ,
0
2
NOMINAl.
-;)
25 50 75 100 125 150 175 200
LOAD CAPACITANCE - pF
NOTES:
(1) OUTPUT PINS BG, TIMEXP
(2) OUTPUT PINS PMD47--.0, DMD39-0, FLAG3-0
Figure 18. Typical Output Delay or Hold vs. Load
Capacitance (at Maximum Case Temperature)
3
2
1
NOMINAL
-1
11/
- 1.70
- 2.24
-3
25 50
.J
NOTES:
2.99
75 100 125 150 175 200
LOAD CAPACITANCE - pF
(1) OUTPUT PINS PMA23-0, PMS1-0, PMPAGE, DMA31-0, DMS3-0. DMPAGE, TDO
(2) OUTPUT PINS PMRD, PMWR, DMRD, DMWR
Figure 19. Typical Output Delay or Hold vs. Load
Capacitance (at Maximum Case Temperature)
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ENVIRONMENTAL CONDITIONS
The ADSP-21020 is available in a Ceramic Pin Grid Array
(CPGA). The package uses a cavity-down configuration which
gives it favorable thermal characteristics. The top surface of the
package contains a raised copper slug from which much of the
die heat is dissipated. The slug provides a surface for mounting
a heat sink (if required).
The commercial grade (K grade) ADSP-21020 is specified for
operation at TAMB of 0°C to +70°C. Maximum Tease (case
temperature) can be calculated from the following equation:
TeAsE = Ta,uB + (PD × Oc._)
where PD is power dissipation and 0cA is the case-to-ambient
thermal resistance. The value of PD depends on your applica-
tion; the method for calculating PD is shown under "Power Dis-
sipation" below. 0ca varies with airflow and with the presence
or absence of a heat sink. Table IX shows a range of 0CA values.
Table IX. Maximum 0ca for Various Airflow Values
Airflow (Linear ft./rain.) t 0 100 200 300
• o ' . [CPGA with No Heat Sink112 8 C/WI9 2°C/W ]6.6°C/W 5.5°C/W
NOTE
As per method 1012 MIL-STD-883. Ambient temperature: 250C. Power:
3.5W.
Power Dissipation
Total power dissipation has two components: one due to internal
circuitry and one due to the switching of external output driv-
ers. Internal power dissipation is dependent on the instruction
execution sequence and the data values involved. Internal power
dissipation is calculated in the following way:
PINT = IDDIN X VDD
The external component of total power dissipation is caused by
the switching of output pins. Its magnitude depends on:
1) the number of output pins that switch during each cycle (O),
2) the maximum frequency at which they can switch (f),
3) their load capacitance (C), and
4) their voltage swing (VDD).
It is calculated by:
PEXT --'-- O X C x VDD 2 X f
The load capacitance should include the processor's package
capacitance (CI:v). The switching frequency includes driving the
load high and then back low. Address and data pins can drive
high and low at a maximum rate of 1/(2tcK ). The write strobes
can switch every cycle at a frequency of lAcK. Select pins
switch at ll(2tcK), but 2 DM and 2 PM selects can switch on
each cycle. If only one bank is accessed, no select line will switch.
Example:
Estimate P_XT with the following assumptions:
• A system with one RAM bank each of PM ,48 bits) and
DM _32 bits).
• 32K _ 8 RAM chips are used, each with a load of 10pF.
• Single-precision mode is enabled so that onlv 32 data pins can
switch at once.
• PM and DM writes occur every other cycle, with 50% of the
pins switching.
• The instruction cycle rate is 20 MHz (tcK = 50 ns) and
Vt_D = 5.0 V.
The PEXT equation is calculated for each class of pins that can
drive:
Pin
Type
PMA
PMS
PMWR
PMD
DMA
DMS
DMWR
DMD
#
Pins
15
2
1
32
15
2
i
32
%
Switch
5O
0
50
50
0
50
xC xf
68 pF 5 MHz
68 pF 5 MHz
68 pF ] 10MHz
18 pF I 5 MHz
48 pF 5 MHz
i 48 pF 5 MHz
48 pF I 10MHz
18 pF 5 MHz
i
X VDD2 i PEX T
i
25 V
25 V
25 V
25 V
25 V
25 V
25 V
25 V
0.064 WI
0.000 W
0.017W
' 0.036 W
i 0.045w
I 0.000 W
i 0.012 W
[ 0.036 W
PEXT =0.210 W
A typical power consumption can now be calculated for this sit-
uation by adding a typical internal power dissipation:
PTOTAL = PEXT + (5 V X IDDIN (typ)) = 0.210 + 1.15
= 1.36 W
Note that the conditions causing a worst case PEXT are different
from those causing a worst case PtNT" Maximum PtNT cannot
occur while 100% of the output pins are switching from all
ones to all zeros. Also note that it is not common for a
program to have 100% or even 50% of the outputs switching
simultaneously.
Power and Ground Guidelines
To achieve its fast cycle time, including instruction fetch, data
access, and execution, the ADSP-21020 is designed with high
speed drivers on all output pins. Large peak currents may pass
through a circuit board's ground and power lines, especially
when many output drivers are simultaneously charging or dis-
charging their load capacitances. These transient currents can
cause disturbances on the power and ground lines. To minimize
these effects, the ADSP-21020 provides separate supply pins for
its internal logic (IGND and IVDD) and for its external drivers
(EGND and EVDD).
To reduce system noise at low temperatures when transistors
switch fastest, the ADSP-21020 employs compensated output
drivers. These drivers equalize slew rate over temperature
extremes and process variations. A 1.8 kO. resistor placed
between the RCOMP pin and EVDD q+5 V) provides a refer-
ence for the compensated drivers. Use of a capacitor (approxi-
mately 100 pF), placed in parallel with the 1.8 k£_ resistor, is
recommended.
All GND pins should have a low impedance path to ground. A
ground plane is required in ADSP-21020 systems to reduce this
impedance, minimizing noise.
The EVDD and IVDD pins should be bypassed to the ground
plane using approximately 14 high-frequency capacitors (0.1 p.F
ceramic). Keep each capacitor's lead and trace length to the pins
as short as possible. This k)w inductive path provides the
ADSP-21020 with the peak currents required when its output
drivers switch. The capacitors' ground leads should also be short
and connect directly to the ground plane. This provides a low
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impedance return path for the load capacitance of the ADSP-
21020's output drivers.
If a VDD plane is not used, the following recommendations
apply. Traces from the _-5 V supply to the i0 EVDD pins
should be designed to satist\' the minimum VDD specification
while carrying average dc currents of [IDDEX/10 X (number of
EVDD pins per trace)]. IDDEX is the calculated external supply
current. A similar calculation should be made for the four
IVDD pins using the IDD_N specification. The traces connecting
+5 V to the IVDD pins should be separate from those connect-
ing to the EVDD pins.
A low frequency bypass capacitor ,20 _,F tantalum) located
near the junction of the IVDD and EVDD traces is also
recommended.
Target System Requirements For Use Of EZ-ICE Emulator
The ADSP-21020 EZ-ICE uses the [EEE 1149.1 JTAG test
access port of the ADSP-21020 to monitor and control the target
board processor during emulation. The EZ-ICE probe requires
that CLKIN, TMS, TCK, TRST, TDI, TDO, and GND be
made accessible on the target system via a 12-pin connector (pin
strip header) such as that shown in Figure 20. The EZ-ICE
probe plugs directly onto this connector for chip-on-board emu-
lation; you must add this connector to your target board design
if you intend to use the ADSP-21020 EZ-ICE. Figure 21 shows
the dimensions of the EZ-ICE probe; be sure to allow enough
space in your system to fit the probe onto the 12-pin connector.
KEY (NO PIN 1)
BTMS
BTCK
BTRST
BTDI
GND
X • CLKIN
TMS
TCK
TRST
TDI
• • TOO
TOP VIEW
I:I =_ El
I:Z-- a
Figure 20. Target Board Connector for EZ-ICE Emulator
(Jumpers In Place)
RIBBON CABLE LENGTH = 60.0 INCHES
2.435 (61.9) I= i
----4 to.6 
,L4,j__ o.2(5.,,
0.128 (3.25) _
_1,- 0.408 (10.4)
RIBBON
CABLE
BOTTOM
VIEW
0"92 l
_23.4) 2.435
_ /j_(0"6 (61i9)
15.2)
J
ALL DIMENSIONS IN INCHES AND (mr'n)
Figure 21. EZ-ICE Probe
The 12-pin, 2-row pin strip header is keved at the Pin i location
--you must clip Pin 1 off of the header. The pins must be 0.025
inch square and at least 0.20 inch in length. Pin spacing is
0.1 x 0. I inches.
The tip of the pins must be at least 0.10 inch higher than the
tallest component under the probe to allow clearance for the
bottom of the probe. Pin strip headers are available from ven-
dors such as 3M, McKenzie, and Samtec.
The length of the traces between the EZ-ICE probe connector
and the ADSP-21020 test access port pins should be less than 1
inch. Note that the EZ*ICE probe adds two TTL loads to the
CLKIN pin of the ADSP-21020.
The BMTS, BTCK, BTRST, and BTDI signals are provided so
that the test access port can also be used for board-level testing.
When the connector is not being used for emulation, place
jumpers between the BXXX pins and the XXX pins as shown
in Figure 20. If you are not going to use the test access port for
board test, tie BTRST to GND and tie or pull up BTCK to
VDD. The TRST pin must be asserted (pulsed low) after
power up (through BTRST on the connector; or held low for
proper operation of the ADSP-21020.
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18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
U PMAI7 PMA20 TMS EGND TCK EVDD RCOMP ' EGND PMACK EVOD PMWR EGND PMO44 EGNO PMD40 PMD39 PMD35 PMO31 U
T EGND PMA19 PMA23 PMS1 TRST OMWR DMACK CLKIN NC NC PMTS PMO45 PMO42 NC ; PMD37 PMD32 PMO30 PM027 T
S PMA11 PMA14 PMA18 PMA22 PMPAGE TOl OMTS OMRD NC PMRD PMO47 PMO43 PMD41 PMO36 PMD34 PMD28 ,_MD26 PMO21 S
R EGNO PMA10 PMA15 PMA16 PMA21 PMS0 TDO [GNO RESET WDD PMD46 IGND PMO38 PMO33 PMO29 PMO25 PMD23 EGNO R
PMA8 PMA9 PMAI3 PMA12 PMO24 PM022 PMD19 PM018
N EVDD PMA5 PMA6 PMA7 PMO20 PMO17 PMD16 EVDO
PMA1 PMA4 PMA3 P M A,?. PMO15 PMO14 PMD13 PMO12
L EGND PMA0 ! TIMEXP IGND fGND PMOt0 _MO11 EGNO L
ADSP-21020
K EVDO NC IRQ2 IRQ3 PMD6 PMO7 PMO8 PMO9 K
TOP VIE W
J EVOD IRQ0 IRQ1 IVOO (PINS DOWN) ivoo PMD2 PMO5 EVO0 J
H EGNO FI_'_G2 FLAG0 FLAG1 DMOt OMO0 PMD3 PMO4 H
G FLAG3 DMA1 DMA0 IGND IGND DMD3 NC EGND G
F OMA2 OMA3 OMA4 DMA5 DMD9 OMO6 PMD0 PMD1 F
E DMA6 DMA7 DMA8 OMA10 OMDI3 OMD10 DMO2 EGNO E
O OMA9 DMA11 DMA12 DMA15 OMA19 DMA23 DMA27 iGND DMS0 WOO DMD36 0MD31 DMO27 DMO22 DMD17 DMO11 OMD5 DMD4 D
C DMA13 DMA14 DMA18 OMA2,0 DMA24 DMA28 DMA31 DMS1 NC DMD38 DMD35 DMO30 OMD28 DMD24 OMD20 OMO15 DMO8 OMD7
B DMA16 OMA17 DMA21 DMA25 DMA26 DMA30 DMPAGE DMS3 DMD3g OMO37 DMD33 OMD32 DMD26 OMD25 DMO21 OMO18 OMD14 DMO12 E
A B--R B'G OMA22 EGNO DMA29 EVOD DMS'--'_ EGNO DMD34 EVOO 0MO29 EGND DMD23 EVDD DMO19 EGNO DMO16
18 17 16 15 14 13 _2 11 10 9 8 7 6 5 4 3 2 1
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t 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
U PMO31 PMD35 PMD39 PMO40 EGND PMD44 EGND PMWR EVDD PMACK EGNO RCOMP EVDQ TCK EGND TMS PMA20 PMA17 U
PMD27 PMO30 PMD32 PMD37 NC PMD42 PMD45 PMTS NC NC CLKIN DMACK DMWR TRST PMS1 PMA23 PMAt9 EGND T
S PMO21 PMD26 PMO28 PMD34 PMD36 PMD41 PMD43 PMD47 PMRD NC 0MRO DMTS TDI PMPAGE PMA22 PMA18 PMA14 PMAll S
R EGNO PMO23 PMO25 PMD29 PMO33 PMD38 IGNO PMO46 IVDO RESET IGNO TDO PMS0 PMA21 PMA16 PMA15 PMA10 EGND R
P PMD18 PMD19 PMO22 PMD24 PMAt: PMA13 PMA9 PMA8 P
N EVDD PMD16 PM017 PMD20 PMA7 PMA6 PMA5 EVDD N
M PMD12 PM013 PMD14 PMD15 PMA2 PMA3 PMA4 PMA1 M
EGNO PMDll PM010 IGNO JGND TIMEXP PMA0 EGND L
pMo9 PMo8 P.o7 pMO6 ADSP-21020 ,Ro3 ,Ro2 Nc Evoo K
BO'I-I'OMVIEW __ __
J EVOO PM05 PMO2 IVOO (PINS UP) IVDO IRQ1 IRQ0 EVDD J
H PMO4 PMO3 DMDO DMD1 FLAG1 FLAGO FLAG2 EGND H
G EGNO NC OMD3 IGND IGND DMA0 DMA1 FLAG3 G
F PMD1 PMD0 OMO6 DMO9 DMA5 DMA4 DMA3 DMA2 F
E EGND OMO2 DMD10 DMO13 DMA10 DMA8 OMA7 DMA6 E
O DM04 DMD5 DMO11 OMD17 OMO22 DMO27 DMO31 DMD36 WOO DMS0 IGND DMA27 OMA23 OMA19 DMA15 OMA12 OMAtl OMA9 O
C DMO7 DMD8 DMO15 OMD20 OMD24 DMD28 DMD30 OMD35 0MO38 NC DMS1 DMA31 DMA28 DMA24 DMA20 DMA18 OMAI4 DMA13 C
OMOt2 DMD14 DMO18 DMD21 DMO25 DMD26 OMO32 DMD33 0M037 DMO39 DMS3 OMPAGE DMA30 DMA26 OMA25 DMA21 OMAt7 DMAt6 B
A OMD16 EGND DMD19 EVDD OMD23 EGND DMD29 EVDD DMD34 EGND DMS2 EVDD DMA2.9 EGND DMA22 BG 8"R A
t 2 3 4 5 6 7 8 9 10 fl 12 13 14 15 16 17 18
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PGA PIN
LOCATION NAME
G16 DMA0
G17 DMA1
F18 DMA2
F17 DMA3
F16 DMA4
F15 DMA5
E18 DMA6
E17 DMA7
E16 DMA8
D18 DMA9
E15 DMA10
D17 DMA11
D16 DMA12
C18 DMA13
C17 DMA14
D15 DMA15
B18 _ DMA16
B17 : DMA17
C16 DMA18
D14 DMA19
PGA PIN
LOCATION NAME
B5 DMD25
B6 DMD26
D6 DMD27
C6 DMD28
A8 DMD29
C7 DMD30
D7 DMD31
B7 DMD32
B8
A10
C8
D8
B9
C9
B10
DIO
Cll
A12
Bll
T13
DMD33
DMD34
DMD35
I DMD36
DMD37
DMD38
DMD39
DMS0
DMS1
DMS2
DMS3
DMWR
C15 DMA20 $11 DMRD
B16 DMA21 B12 DMPAGE
A16 DMA22 S12 DMTS
D13 DMA23 T12 DMACK
C14 DMA24 L17 PMA0
B15 DMA25 M18 PMA1
B14 DMA26 M15 PMA2
D12 DMA27 M16 PMA3
C13 DMA28 M17 PMA4
A14 DMA29 N17 PMA5
B13 DMA30 N16 PMA6
r
C12 DMA31 N15 PMA7
P18 PMA8H3 DMD0
H4 DMD1
E2 DMD2
P17 PMA9
R17 PMA10
PGA
LOCATION
i PIN
i NAME
M3
K1 i PMD9
L3 PMD10
L2 i PMD11
M1 I PMD12
M2 I PMD13
I PMD14
M4 PMD15
N2 i PMD16
N3 j PMD17
P1 i PMD18
P2 i PMD19
N4 I PMD20
$1 I PMD21
P3 ! PMD22
R2 II PMD23
! PMD24
R3 I PMD25
s2 i PMD26
T1 PMD27
S3 I PMD28
R4 I PMD29
r
T2 I PMD30
U1 I PMD31
T3 I PMD32
R5 I PMD33
$4 ! PMD34
U2 PMD35
$5 PMD36
T4 PMD37
R6 PMD38
U3 PMD39
U4 PMD40
P4
$6
T6
$7
PMD41
I PMD42
i PMD43
i PMD44G3 DMD3 $18 PMA11 U6
D1 DMD4 P15 PMA12 T7 ! PMD45
r
P16 PMA13
$17 PMA14
R16 PMA15
R15 PMA16
U18 PMA17
$16 PMA18
T17 PMA19
U 17 PMA20
R14 PMA21I
$15 P PMA22
T16 ] PMA23
i
F2 i PMD0
F1 I PMD1
J3 ! PMD2
H2 I PMD3
' PMD4H1 i
J2
D2 DMD5
F3 DMD6
C1 DMD7
C2 DMD8
F4 DMD9
E3 DMD10
D3 DMD11
B1 DMD12
E4 DMD13
B2 DMD14
C3 DMD15
A2 DMD16
D4 DMD17
B3 DMD18
A4 DMD19
C4 DMD20
B4 DMD21
K4
i PMD5
] PMD6
I
i PMD7K3
R8
$8
R13
T15
U8
I
, PMD46
i
= PMD47
;
PMS0
D5 DMD22
DMD23A6
C5 DMD24 K2 i PMD8
PMS1
F PMWR
$9 i PMRD
$14 I PMPAGE
T8 F PMTS
r
Ul0 ! PMACK
A17 i BG
A18 i BR
H16 ', FLAG0
H15 [ FLAG1
H17 i FLAG2
G18 i FLAG3
J17 i IRQ0
I
J16 i IRQ'--'_
! --
K16 i IRQ2
K15
R10
m
, IRQ3
RESET
PGA PIN
LOCATION NAME
L16 TIMEXF
U12 RCOMP
T11 CLKIN
T14 TRST
R12 TD0
$13 TDI
U16 , TMS
U14 TCK
H18 EGND
A3 EGND
A7 _ EGND
A11 ; EGND
A15 i EGND
I
E1 I EGND
G1 i EGND
L1 I EGND
L18 I EGND
i
R1 EGND
R18 I EGND
T18 I EGND
U5 EGND
U7 EGND
Ull I EGND
U15 I EGND
D11 i IGND
G4 /IGND
G15 i lGND
L4 ! IGND
L15 i IGND
I
R7 i IGND
I
Rll I IGND
A5 ! EVDD
A9 i EVDD
A13 ! EVDD
J1 !EVDD
J18 I EVDD
!
N1 J EVDD
N18 i EVDD
U9 !EVDD
U13 i EVDD
K18 i EVDD
D9 i IVDD
J4 i IVDD
J15 i IVDD
R9 i IVDD
C10 i NC
]
S10 i NC
T10 i NC
T9 ! NC
K17 i NC
T5 i NC
G2 : NC
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ADSP-21020
ORDERING GUIDE
Ambient Temperature Instruction Cycle Time
Part Number* Range Rate (MHz) (ns) Package
ADSP-21020KG-80
ADSP-21020KG-100
ADSP-21020KG- 133
ADSP-21020BG-80
ADSP-21020BG- I00
ADSP-21020BG-120
ADSP-21020TG-80
ADSP-21020TG-100
ADSP-21020TG- 120
ADSP-21020TG-80/883 B
6.DSP-21020TG- 100/883B
_.DSP-21020TG-120/883B
0°C to +70°C
0°C to +70°C
0°C to +70°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-55°C to +125°C
-55°C to +125°C
-55°C to +125°C
-55°C to +125°C
-55°C to + 125°C
-55°C to _-125°C
20
25
33.3
20
25
30
20
25
30
20
25
30
50
40
30
50
40
33.3
50
40
33.3
50
40
33.3
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
223-Lead Ceramic Pin Grid Array
*G = Ceramic Pin Grid Array.
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APPENDIX B
Brushless DC Motor Data Sheets
B-8OX"
Mechanical Data
Industrial Drives
OUTLINE B.80X.X.A3
k
Notes
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Resolver & thermostat
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SI-IAFTD[T.AJLL
8"802 ._.804
OriGINAL PA_
_O F QU#_ITY
All dlmenSlOr'l£ are in millimeters
with the inch equivalents in
Parentheses
M,ote- ca," be mounted ,n any DOS,3or:
MSx0@TAPx _40_ 55) m:n 8p.
(4) holes equally :,Dated or_ 22" OO
(8.937) d,a B C
Standard model w,m optional :;haft seal
has beer, certified to ,_'eet IP65 seahr',g:
•S mode, has been =ertified _o meet
1967 s,_ahng
32.00 mm sha.'t ,s available on B-806
models as an POtion when peak
torque _Slimited by winding or
amplifier selecton
MOtOr protect, on thermostat opens
_pom temperature "ise and should be
connected into a latched docked out)
power down type circu,t.
F0" w,nOings w_th current raUng_
greater than 55 _) motor receptacle
_sMS-3102E-32-17P
MODEL INUMB R B-802
"A" i :360.4Dimension (14.19)
I B-804 8-806
I
202.4
(7.97)
449.9
(17,71)
291.8
(11.49)
539.4
(21.24)
381.3
(15.01)
"C" 58,00 58.00 82.00
Dimension (2.283) (2,283) (3.228)
39.00 39.00 I 54.00
Dimension (1.535) (1.535) t (2,126)
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MOTOR PP-RAMETEi 
B-802
Performance Data
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Industrial Drives
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METRIC
UNLESSOTHERWISESPECIFIED
AN6. DIM. tl DEGREE
NOTE:
t - PRESSURE ON SHAFT SEAL MUST NOT EXEEEO
STANDARD MODEL 0,21 kD/cn 2 (3 PSI)
METRIC J
X OEE. PLACES1.4
XX DEC PLACES_,13 [INCHES] J
XX DEC, PLACES1,015 IN.
XXX DEC PLACES1,005 IN,
00 1401SCALEOWG. USEDIMENSIONSONLY.
ALL DIMENSIONSAREMII.LIMEIERSWI:H INCIIES
IN BRACKEIS, UNLESSOTHERWISESPECIFIED.
-S MODEL 0,35 k9/cn 2 (5 PSI)
2 - MOTOR CAN BE MOUNTED IN ANY POSITION,
3 - EOUNTERBORE FOR "O" RING SEAL,
4 - AI & B| MODELS HAVE BEEN EERTIFIEO
TO MEET IP-65 SEALING
-S MODELS HAVE BEEN CERTIFIED TO MEET
IP-67 SEALING AND HAS VITDN SHAFT SEAL
AND VITON "D" RINGS,
A3 & B3 MODELS MEET SEALING SPECS EXEEPT
FOR MOUNTING FACE.
[] 5 - l.D, APPROVED MATING PLUGS WITH FILLER PLUGS MUST
BE INSTALLED BEFORE MOTOR MEETS SEAI_ING SPECS.
6 -- [:LEETR]EAL HDOK-LJP PER HO-B04,
1 I ILl
171.58 [6,755]
171,53 [6,753]
32,00 [,3922]
OWG, NO. I ISSUE
A-6B097 ' "
STANDARD OPTIONS
MODEL I SHAFT I MATINGS
NO. I SEAL I PLUGS
--AI I YES I .n
-A3 I ND : Nfl
-B] I YES I YES
-B31 NOI YES
175.51 [6.910]
175,46 [0.908]
SEE NOTE #3
MS X O.B TAP X 14,0
[.55] MIN, OP, (4) ttOLES
EQ. SPACED ON 227,00
[ 1. 2606 ]
[ 1. 2600 ]
[. 002 ] q,l'-
-C)-
--- I
27,00 [1.063]
26.80 [l .055]
10.000 [.3937]
9.964 [.3923]
KEYWAY DETAIL
ECN.B. J OAIEIAPP': J84768 TOG 19-24421 s.t' Kellmergen Industrial
84B% EWRI12--B-g?/ .I,B I I_I_OI_, VlI_INI._
- I I i-L 
Drives
I _TE
I b 9Z
[81937] DIA, B,E,
CADDW{]l
449.9 [17,71] 390.0 [15.35]I B 8O4 I
8-802 I
H[][}{: L I
360.4 [14.tgl 300.5 [II.USJ
"A" MAX "[]"
[][J IL ]L N[_:I
tt-802,,1 X IIA] , AS, I_l, tt:] ( % ,
_:_ I A-63097 1 4
APPENDIX C
Motor Drive Schematics
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Schematic 2. Hall A (and C) Signal Generator.
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I Schematic 3. Hall B Signal Generator. I
:/I " .r ::L?3_
I Schematic 4. Gate Drive Control Signal Circuit.
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